NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE

NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE

11236

NASA CR-160006

(MASA-CR-160006) [RESULTS OF AN ISBE-1 EXPERIMENT TO STUDY THE INTERACTIONS BETWEEN ENERGETIC PARTICLES AND DISCRETE VLP WAVES IN THE MAGNETOSPHERE] Final Report (Stanford Univ.) 241 p HC A11/HF A01 N80-27421

Unclas G3/19 25331

FINAL REPORT

on work carried out under

NASA Contract NASS-20871

STANFORD UNIV

April, 1980



I. CONTRACT PURPOSE

The purpose of this contract (NASS-20871) was twofold: To support the construction of a scientific instrument for the ISEE-1 spacecraft, and to support the analysis and reduction of data obtained by this instrument for a period of two years following launch of the spacecraft.

II. PERIOD OF PERFORMANCE

The period of performance under this contract extended from February 11, 1975 to October 31, 1979.

III. WORK PROVIDED

During the period of performance of this contract, Stanford University provided all materials, services, facilities, and personnel necessary for the design, development, fabrication, testing, checkout and calibration of a scientific instrument for the Study of Interactions in the Magnetosphere between Energetic Particles and Discrete VLF Waves for the International Sun-Earth Explorer Spacecraft A (ISEE-1).

In addition, Stanford University did also analyze and reduce data to a usable format for a period of two years after launch of the Stanford ISEZ-1 instrument. This work was performed in strict accordance with contract NASS-20871 and specifications included and referenced therein.

Since November 1, 1979, further data has been obtained from the Stanford University experiment on ISEE-1 and analysis of existing data continues under a new contract, NASS-25744.

Upon completion of the Stanford University involvement in the ISEE-1 project, disposition of the Stanford University ISEE-1 data will be made to the National Space Science Data Center (NSSDC). This data will be contained on magnetic tapes in analog form and the data tapes will be the original analog data tapes prepared at NASA telemetry stations during data acquisition on ISEE-1. The format of the analog signal on these magnetic tapes is described in detail in references [1] and [4].

IV. INSTRUMENTATION

The ISEE-1 instrumentation produced by Stanford University under contract NASS-20871 consisted of a broadband VLF receiver and two instruments for ground support activities, each characterized as a Data Converter/Spacecraft Command Simulator. All instrumentation was produced within budgeted costs and delivered to NASA on time, as specified in the contract.

A complete description of the VLF receiver and ground-support equipment is given in references [1], [2], [3] and [4]. A copy of each of these references is appended to this report.

V. DISPOSITION OF INSTRUMENTATION

The VLF receiver produced under this contract is presently incorporated within the ISEE-1 spacecraft. The ground-support equipment is presently located in Rm 224 of the Electronics Research Laboratories of Stanford University, Stanford, California. The ground-support equipment is routinely used for analysis of the data obtained by the Stanford experiment on ISEE-1.

6

VI. SCIENCE OBJECTIVES

The main purpose of the Stanford ISEE-1 experiment is to study interactions in the magnetosphere between coherent VLF waves and energetic particles, with the goal of achieving a better understanding of this important aspect of the earth's environment.

A detailed discussion of the scientific objectives of the experiment can be found in reference [4] (appended).

VII. SPACECRAFT INSTRUMENT STATUS

At the present time the analog portion of the Stanford instrument is functioning as designed and is acquiring excellent data concerning the wave spectrum and relative amplitude. The digital portion of the experiment, involving the housekeeping data, has developed a malfunction and is encoding the absolute amplitude of the wave spectrum with a fixed bias of approximately 20 dB. We are presently working with the University of Iowa experimenters in order to recalibrate the housekeeping data and effectively eliminate this bias. Progress to date is promising and we anticipate no serious problems in achieving all objectives of the Stanford experiment.

An investigation is presently underway to attempt to pinpoint the circuit or component whose failure has led to the malfunction of the digital portion of the experiment. Upon completion of this investigation the results will be reported by letter to Dr. Keith Ogilvie, the ISEE-1 Project Scientist.

VIII. HIGHLIGHTS OF EXPERIMENTAL RESULTS

During the two years following launch, the Stanford University Wave-Injection Experiment on ISEE-1 has acquired a solid base of data in a number of areas, notably:

- (1) Emission generation by nonducted coherent waves, and
- (2) The cold plasma distribution in the inner magnetosphere (2 < L < 5).

In each of these areas the ISEE-1 data have led to unexpected findings which appear to have important implications for magnetospheric wave-particle interactions. We discuss these findings below:

1. Emission Generation by Nonducted Coherent Waves.

In general, signals from ground transmitters propagate up to the satellite in a nonducted mode and at any given time there exists more than one magnetospheric path over which the signal may reach the satellite. The time delay difference between the various paths ranges from a few hundred milliseconds up to a few seconds, and the duration of the received signal may exceed that of the transmitted signal by up to a factor of three or more. In general, the larger time delay paths extend out to higher L-shells where the wave normal of the signal is inclined at a larger angle with respect to the static magnetic field direction.

Signals from the Omega, N.D., transmitter have been routinely observed on ISEE-1 over the American longitudinal sector. These

signals, nominally one second in length, often have been observed to endure up to three seconds or more. On a number of occasions, signals from Omega, N.D., have been observed to trigger VLF emissions somewhere along their path between the ground and the satellite. In nearly every case triggering took place only along a path of longer time delay and not along the most direct path. This unexpected triggering mode appeared to require no unusual magnetic conditions.

Thus a general condition for nonducted triggering appears to be that triggering occurs on paths which reach out to the relatively higher L-shells than the most direct path. In some cases this condition may result from the possibility that the emission generation process is much more efficient when the ratio of wave frequency to local gyrofrequency approaches the value 1/2. Such an increase in the interaction efficiency has been associated with cases of ducted triggering [5]. Another possibility is that the nonducted triggering mechanism actually favors larger wave normal angles. However, the linear theory of the whistler-mode instability predicts that the growth rate of the instability should actually decrease as the wave normal is increased, due to increased Landau damping [6].

A second interesting feature of the emission events was the occurrence in a number of cases of triggering on magnetic shells near and below L=2. Triggering on such low L-shells has not previously been reported and apparently involves interactions with quasi-relativistic electrons. Thus our results show that emissions can be generated under much more general conditions than previously

believed. Our findings in this area have been reported in recent papers (see Table 1).

2. The Cold Plasma Distribution in the Inner Magnetosphere.

It is generally believed that the cold plasma distribution in the magnetosphere can be represented by a diffusive equilibrium (DE) model inside the plasmasphere (1.2 \leq L \leq 4) and a collisionless model outside the plasmapause (4 < L < 10) [7]. These models have been generally consistent with both ground-based measurements of ducted whistler time delays [8], and with local satellite measurements of equatorial cold electron densities.

However, in recent years there have been theoretical arguments advanced which indicate that the L=3-4 regions may be a location where some hybrid model may best apply [9]. This view is supported by recent data from the ISEE-1 satellite which indicate that the DE model may break down on L-shells between 3 and 4 and that a collisionless model may better describe the cold plasma distribution in this region.

It has been shown [10] that the time delay of nonducted signals from VLF ground transmitters can be used to determine the cold plasma density along the propagation path between a satellite and the transmitter. Using ISEE-1 time delay measurements of nonducted pulses from the Omega, N.D., transmitter, the cold plasma distribution was calculated for a large number of orbits during the October 1977-October 1979 period on which the ISEE-1 satellite passed over the North American

sector. In 70% of these cases it was found that the DE model was not applicable on L-shells greater than 3, and that the inferred distribution fits a collisionless model more closely. A corollary of this finding was the fact that the inferred cold plasma gradients were much larger than those predicted by the DE model and these larger gradients tended to minimize the wave normal angle with respect to the earth's magnetic field.

One possible interpretation of these results is that the distribution of cold plasma <u>outside</u> of ducts differs significantly from that <u>inside</u> ducts and that in the range of $L \approx 3-4$ the DE model applies only to ducts. However, additional experimental and theoretical work must be done before these recent results can be interpreted satisfactorily.

Since the cold plasma density and gradients determine the wave phase velocity and wave normal direction that occurs during VLF wave-particle interactions, an accurate description of the cold plasma distribution is necessary for quantitative studies of these interactions. For this reason, increasing our understanding of the quantitative details of the cold plasma distribution in the magnetosphere is an important goal of the Stanford experiment on ISEE.

Results obtained from this study have been reported at scientific conferences and are soon to be submitted for publication (see Table 1). Interesting data have also been obtained on power line radiation in the magnetosphere, as well as the doppler-shift signatures of nonducted coherent VLF waves. Results from these studies have also been reported

at scientific conferences and are also soon to be submitted for publication (see Table 1).

In these broad general areas, the ISEE-1 data have led to significant and unexpected findings which have important implications for magnetospheric wave-particle interactions.

IX. REPORTING OF SCIENTIFIC RESULTS

Results of our analysis of the first two years of ISEE-1 data have been reported in a number of papers. A complete list of these papers, current as of April, 1980, is given in Table 1.

Table 1

PAPERS CONCERNING THE STANFORD UNIVERSITY EXPERIMENT ON ISEE-1 (list current as of April 1, 1980)

PUBLICATIONS:

- Bell, T. F., and R. A. Helliwell, The Stanford University VLF wave injection experiment on the ISEE-A spacecraft, <u>Geosci. Electr.</u> <u>GE-16</u>, 8248, 1978.
- Bell, T. F., U. S. Inan and R. A. Helliwell, ISEE-1 satellite observations of the triggering of VLF emissions by nonducted coherent waves in the magnetosphere, submitted to J. Geophys. Res., 1980.
- Bell, T. F., and U. S. Inan, Remote sensing of the magnetospheric cold plasma using VLF data acquired on ISEE-1 spacecraft, in preparation for <u>J. Geophys. Res.</u>, 1980.
- Bell, T. F., and U. S. Inan, VLF doppler signatures detected on ISEE-1 and the distribution of cold plasma in the magnetosphere, in preparation for <u>J. Geophys. Res.</u>, 1980.
- Bell, T. F., and U. S. Inan, The characteristics of VLF emissions triggered by nonducted coherent waves, in preparation for <u>J. Geophys</u>.

 Res., 1980.
- Inan, U. S., and T. F. Bell, ISEE-1 satellite observations of signals from the Siple transmitter, <u>Antarctic Journal</u>, December, 1978.
- Luette, J. P., T. F. Bell, and R. A. Helliwell, ISEE-1 observations of power line radiation in the magnetosphere, in preparation for <u>J. Geophys. Res.</u>, 1980.

PAPERS PRESENTED AT SCIENTIFIC CONFERENCES:

- Bell, T. F., U. S. Inan, and R. A. Helliwell, Early results of the Stanford University VLF wave injection experiment in the ISEE-1 satellite, ESLAB Symposium, Innsbruck, Austria, June 1978.
- Bell, T. F., and U. S. Inan, Observations on the ISEE-1 satellite of the triggering of VLF emissions by nonducted coherent VLF waves in the magnetosphere, accepted for presentation at URSI General Assembly, Helsinki, Finland, August 1978.
- Bell, T. F., U. S. Inan, and R. A. Helliwell, ISEE-1 satellite observations of signals from ground transmitters, AGU Meeting, San Francisco, December 1978.
- Bell, T. F., U. S. Inan, and R. A. Helliwell, ISEE-1 observations of VLF emissions triggered by nonducted coherent VLF waves from ground transmitters, IMS Symposium and IAGA Meeting, Melbourne/Canberra, Australia, 1979.
- Inan, U. S., and T. F. Bell, The distribution of cold plasma in the inner magnetosphere as deduced from ISEE-1 VLF wave measurements, AGU Meeting, December 1979.

REFERENCES

- [1] Develco Report No. 983-761029, "VLF wave injection receiver,"

 Develco, Inc., 404 Tasman Dr., Sunnyvale, CA 94086.
- [2] Develoo Report No. 983-761208, "Data converter/spacecraft command simulator (106075-01), ground support equipment for the Helliwell VLF wave experiment spacecraft receiver," Develoo, Inc., 404 Tasman Dr., Sunnyvale, CA 94086.
- [3] Develco Report No. 983-761209, "Data converter (106075-02) ground support equipment for the Helliwell VLF wave experiment spacecraft receiver," Develco, Inc., 404 Tasman Dr., Sunnyvale, CA 94086.
- [4] Bell, T. F., and R. A. Helliwell, The Stanford University

 VLF wave injection experiment on the ISEE-1 space
 craft, Geosci. Electr., GE-16, 248, 1978.
- [5] Carpenter, D. L., and S. Lasch, An effect of a transmitter frequency increase on the occurrence of VLF noise triggered near L = 3 in the magnetosphere, <u>J. Geophys.</u>

 Res., 74, 1859, 1969.
- [6] Brinca, A. L., On the stability of obliquely propagating whistlers, J. Geophys. Res., 77, 3495, 1972.
- [7] Angerami, J. J., A whistler study of the distribution of thermal electrons in the magnetosphere, Tech. Rept. 3412-7, Radioscience Lab., Stanford Electronics Lab.,

- Stanford University, Stanford, CA, May 1966.
- [8] Park, C. G., D. L. Carpenter, and D. B. Wiggin, Electron density in the plasmasphere: Whistler data on solar cycle, annual, and diurnal variations, <u>J. Geophys.</u>
 Res., 83, 3137, 1978.
- [9] Park, C. G., and C. I. Meng, After effects of isolated magnetospheric substorm activity on the mid-latitude ionosphere: Localized depressions in F-layer electron densities, J. Geophys. Res., 81, 4571, 1976.
- [10] Inan, U. S., T. F. Bell, and R. R. Anderson, Cold plasma diagnostics using satellite measurements of VLF signals from ground transmitters, <u>J. Geophys. Res.</u>, 82, 1167, 1977.

APPENDICES

The Stanford University VLF Wave Injection Experiment on the ISEE-A Spacecraft

T. F. BELL AND R. A. HELLIWELL

Abstract—A Stanford University VLF wave injection experiment will be carried out as part of the ISEE mission. This experiment consists essentially of three basic components; a broad-band VLF receiver on ISEE-A, a broad-band VLF transmitter located at Siple Station in the Antarctic, and a number of ground stations in the Antarctic and Canada. This experiment is an outgrowth of VLF wave injection experiments carried out over the past four years using the Stanford University transmitter at Siple Station, Antarctica. The purpose of this experiment is to study VLF-wave-particle interactions in the magnetosphere, with the goal of achieving a better understanding of this important portion of the earth's environment. In the present paper we sketch briefly the scientific background of the experiment and describe the functions of the ISEE-A instrument.

I. INTRODUCTION

THE STANFORD University VLF wave injection experiment for the ISEE mission consists essentially of three separate components: 1) a broadband VLF receiver on ISEE-A, 2) a broad-band VLF transmitter located at Siple Station in the Antarctic, 3) ground stations in the Antarctic and Canada.

This experiment is an outgrowth of VLF wave injection experiments carried out over the past four years using the Stanford University broad-band (1-20-kHz) transmitter at Siple Station, Antarctica [2], [5].

The Siple Station wave-injection experiment is an active experiment designed to study VLF-wave-particle interactions in the magnetosphere. One goal of the experiment is to develop a sufficient understanding of the physics of wave-particle interactions to allow the control of the energetic particles by the injected waves.

Once control is established, the energetic particles can then be used as tools to study other important processes. For example, the control of energetic particle precipitation would allow interesting studies of X-ray, ionization and radiation emission processes in the ionosphere. Furthermore, modulation of precipitation flux might provide a means to produce Pc-1 ULF waves [1] on a controlled basis. Numerous other applications can be envisioned.

A second goal of the experiment is to determine the effects upon energetic particles in the magnetosphere of electrical power transmission line radiation.

Harmonics radiated by electrical power distribution systems are frequently observed to enter the magnetosphere where they are amplified to a level that is sufficient to stimulate VLF emissions, scatter energetic electrons and produce strong wave-




Fig. 1. Schematic representation of the ISEE VLF wave injection experiment (HEM).

wave interactions [3], [4]. In fact, the bulk of the data acquired at ground stations shows evidence of electrical power line radiation that propagates in the whistler mode within the magnetosphere and influences natural wave-particle interactions.

In general, the power line radiation effects are studied through the injection into the magnetosphere by the Siple Station transmitter of wave structures similar in form to those typically generated by electrical power distribution systems. Since these injected waves produce effects similar to those produced by power line radiation, a controlled study of power line radiation effects is possible.

The basic mode of operation of the wave-injection experiment is depicted in Fig. 1. VLF signals from the Siple Station transmitter are radiated from the 21.2-km long antenna and propagate through the ionosphere above the antenna and into the magnetosphere. Once in the magnetosphere the signals follow the Earth's magnetic-field lines until they approach the magnetic equatorial plane, at which point they begin to interact strongly with energetic electrons through gyroresonance. During the interaction the injected wave amplitude may grow as much as 30 dB [6], VLF emissions may be produced, and significant numbers of resonant energetic electrons are pushed into the loss cone. After the interaction the injected waves, plus stimulated emissions, travel along the field lines until they reach the ionosphere above Roberval, the ground station conjugate to Siple Station. At the same time the loss cone particles travel down the magnetic-field lines and precipitate into the atmosphere over Siple Station.

It is clear that there are a number of important questions which cannot be answered using ground data alone.

Manuscript received April 3, 1978.

The authors are with the Radioscience Laboratory, Stanford University, Stanford, CA 94305




Fig. 2. Block diagram of HEM VLF receiver.

- 1) Where is the exact location of the interaction region in which VLF emissions are produced and what is the distribution of wave amplitude within this region?
- 2) What is the magnitude of the energetic particle scattering due to the injected waves and stimulated emissions?
- 3) What is the relative efficiency of nonducted waves in producing emissions?

All of these questions involve quantities which at our present state of knowledge can only be measured in situ, by satellites. Thus an important component of the wave-injection experiment is the measurement by the ISEE satellites of the characteristics of waves and particles in the magnetosphere during the wave-injection process.

The primary wave measurement device during the ISEE wave-injection experiments is the Stanford University multichannel broad-band (1-32 kHz) VLF receiver. This receiver is designed to make rapid and accurate frequency and amplitude measurements of the injected signals as a function of time. Rapid measurements are necessary since the injected waves may grow as much as 30 dB during the initial 100 ms of inter-A multichannel receiver is necessary since strong action. natural background noise (10-30 dB above injected signal levels) is a common feature of the wave spectrum in the 1-10 kHz range and this noise will cause suppression of the injected signal in single channel receivers employing automatic gain control (AGC). Energetic particle measurements during the wave-injection experiments will be carried out by the FRM and WIM experiments.

Wave and particle measurements from the ISEE spacecraft hould serve to answer the questions posed above and increase our understanding of VLF wave-particle interactions in the magnetosphere.

II. INSTRUMENT DESCRIPTION

A. Theory of Instrument Operation

The receiver package contains signal filtering, amplification, gain control, switching, calibration, and other functions necessary to transfer the 1- to 32-kHz signal from the preamplifier to the analog telemetry system. The system block diagram in Fig. 2 shows the major receiver functions.

Signals in the 1- to 32-kHz band from the preamplifer (supplied by the University of Iowa) are fed to a parallel bank of six filters. Five of the filters are broad-band octave width filters and one filter is a narrow-band filter centered at 6 kHz, an operating frequency of the Siple transmitter. A 20-kHz notch filter is incorporated into the 8- to 16-kHz and 16- to 32-kHz bandpass filters to minimize interference arising from the spacecraft power converter which operates at 20 kHz.

The outputs of the filters are fed into six programmable gain amplifiers (PGA). The purpose of the variable gain for each band is to maintain output signal levels within the range required by the spacecraft telemetry. The signal level is maintained below telemetry saturation and above telemetry system noise levels. The gain of each channel is adjustable in 10-dB steps over a 0- to 70-dB range by ground command or by automatic signal level sensing. When a ground command for automatic gain is received, the amplitude envelope of signals in each channel is monitored and the gain adjusted to maintain a prescribed level. This adjustment is made in 10-dB increments at intervals of about 5.4 s.

Each signal channel, except for the 6-kHz channel, drives a voltage controlled oscillator (VCO). Normally the output of each VCO and a housekeeping VCO are summed, and the resultant signal used to modulate the analog telemetry trans-




Fig. 3. External physical characteristics of HEM instrument.

mitter. When all channels are summed, the transmission of the VLF data requires a 500-kHz bandwidth analog telemetry link. However, the output of any signal channel can be turned off by ground command. This allows the telemetry power to be concentrated on a desired channel for maximum signal-to-noise ratio.

A relatively narrow-band VCO is provided to generate an FSK signal for housekeeping functions. The PGA gain levels, channel ON/OFF, and AUTO/MAN mode for each channel, and notch filter ON/OFF and CAL ON/OFF data are transmitted over this VCO.

System calibration signals are generated in the receiver package. The amplitude and duration of the CAL signal is sufficient to cause each channel to step from 70- to 0-dB gain over a period of approximately 45 s. Provision to inhibit its operation after a preset length of time is also incorporated into the source as a safety precaution against intermittent operation.

The spacecraft can verify that the experiment has received the proper command word through the digital telemetry link between the experiment and spacecraft controller. Upon request from the spacecraft, a 32-bit telemetry word will be serial shifted from the experiment under spacecraft control.

B. Power, Weight, and Dimensions

The instrument requires the following power source:

Voltage:

28-V dc ± 5 percent

Current:

25 mA average, 30 mA peak, 250 mA surge

(power up)

Average Power: 0.7 W.

The +28-V dc source is regulated to supply +24, +18, +12, and +6 V.

In order to minimize power consumption, the supply is a totem-pole configuration.

The weight and dimensions of the instrument are as follows:

Weight: 1303 g Height: 2.75 in

Length: 9.02 in (does not include connector protrusions)

Width: 7.25 in (including mounting feet).




Fig. 4. Block diagram of digital command link circuitry.

TABLE I GLOSSARY

AOB	Analog Telemetry One Bit
APT	Analog Telemetry Parallel Transfer
AZB	Analog Telemetry Zero Bit
CCL	Command Word Clock
CDI	Command Word Data In
CEN	Command Word Envelope
CPT	Command Word Parallel Transfer
DDO	Digital Telemetry Data Out
DEN	Digital Envelope
DPT	Digital Telemetry Parallel Transfer
LSB	Least Significant Bit
MSB	Most Significant Bit

The external characteristics of the instrument are depicted in Fig. 3.

C. Circuit Description

1) Digital Command Link: The digital section of the HEM experiment provides gain control settings to 6 channels of VLF amplifiers, output summing control for 6 VLF amplifier outputs, digital telemetry information to the spacecraft computer, analog telemetry information to the ground, known "power up" status, calibration function, and interfacing for digital signals between the spacecraft and experiment. A block diagram of the digital command link circuitry is shown in Fig. 4. A list of abbreviations used in Fig. 4 is contained in Table I.

The digital electronics operates on a synchronous 5.4-a cycle with the exception of command word and digital telemetry transfers which are under control of the spacecraft computer.

The HEM experiment interfacing circuit translates up lower level experiment input signals to the experiment 12-V dc level and translates down the experiment output signals to the required levels. The input interfacing elements are implemented by 2N5116 J-FETS and 2N2484 transistors, while the DDO output line is stepped down by two 6.2-k Ω resistors. A zener diode clamping circuit is used for the signal return. Six translators are used for the 3 pairs of redundant signals: namely, CDE, CCL, and CEN. An additional two translate DEN and the digital telemetry clock.

The 32-bit command word, CDI, is clocked by CCL into a 32-bit serial to parallel register implemented with four CD4034 integrated circuits. At the end of the CEN gate, the new command word is parallel loaded to the execute registers made up by CD4042 and CD4029 integrated circuits. This loaded command word can be read back to the spacecraft computer through line DDO by activating line DEN along with the digital telemetry clock.

The line DEN parallel loads the command word into four CD4021 integrated circuits. These ICS are 8-bit parallel in, serial out, devices. The NRZ output data is interfaced to the computer.

When a command word is received, the gain control bits will be loaded into the CD4029 UP/DOWN counters, and the remaining bits into the CD4042 latches; in turn, the command cord is loaded into the analog telemetry shift registers (four D4021). The command word stored in the CD4029 and CD4042 set up the state of the experiment.

During each frame, the data loaded in the analog telemetry register is formatted and encoded to a 2-line tristate code by the encoder implemented by one CD4040, two CD4017, and two CD4013. The 2 tristate lines named AOB and AZB drive the 12-kHz HK VCO, and they are organized as a 48-bit word instead of 32 for purposes of decoding and data verification.

At the beginning of each frame cycle, a double clock pulse is provided to the gain control logic for the purposes of updating the gain setting. Whether the CD4029 UP/DOWN counter will retain, increase, or decrease its 3-gain bits depends on the state of the AUTO/MAN bit and the UP/DOWN lines from the PGA threshold detectors.

Immediately after the gain bits double clock pulse, new commands will be loaded into the execute registers whenever there is a new command stored. If not, the information in the latches stays, and will be transmitted via the analog telemetry registers.

2) Input Amplister and Bandpass Filter Board: The input amplister and bandpass filter board contains the input signal conditioning amplister, 20-kHz notch filter and associated switching circuitry, calibrate signal injection switching, and 6 bandpass filters. The bandpass filters divide the 1- to 32-kHz spectrum into five octave bands, and one 6-kHz narrow-band gment.

The input amplifier incorporates four transistors and provides a voltage gain of approximately 3. (Overall gain includ-

ing transformer loss is about 1.5.) Feedback is established by a combination of resistors. The calibration signal is injected into the emitter of the primary transistor and may be switched on or off by a CD4016 CMOS quad-analog gate. Low output impedance, a requirement for driving the bandpass filter array properly, is obtained by a complimentary emitter-follower output stage.

The 6-kHz narrow-band filter and the three lowest octave frequency band filters (covering 1 through 8 kHz) are driven directly by the input amplifier. The two higher octave band filters covering the frequency range 8 through 32 kHz are driven via the 20-kHz notch filter and filter switch, two sections of a CD4016 analog gate, and by an emitter-follower. The emitter-follower exhibits high input impedance to minimize loading of the 20-kHz notch filter, while providing a low output impedance required to drive the two bandpass filters. The notch filter is a second order Chebyshev bandstop filter with a maximum attenuation of 30 dB at 20 kHz.

The 1- to 2-kHz, 2- to 4-kHz, 8- to 16-kHz, and 16- to 32-kHz bandpass filters are third order Chebyshev octave band filters with 1-dB passband ripple. These filters provide approximately 38 dB of attenuation an octave above or below the band edges. The 4- to 8-kHz bandpass filter is a fourth order Cauer parameter filter with 0.28-dB passband ripple. This filter provides about 40-dB attenuation below 2.9 kHz and above 10.9 kHz. The 6-kHz narrow bandpass filter is a second order Chebyshev, 1-dB passband ripple filter. The measured 1-dB bandwidth is 226 Hz, and the 3-dB bandwidth 377 Hz. All filters have transformer-coupled outputs.

3) Programmable Gain Amplifier: The programmable gain amplifier is a 5 stage switched gain amplifier having a maximum voltage gain of 96 dB. Gain may be varied in 10-dB steps over a 70-dB range by means of gain control lines in a 4-2-1 binary coded sequence.

Each stage is comprised of a dual-transistor differential pair with emitter-follower output. This type of configuration provides symmetrical limiting and rapid recovery range from signal overloading.

The first stage is a fixed-gain signal conditioning stage providing a gain of approximately 26 dB. Accounting for the filter voltage loss due to impedance transformation ratio, the actual gain is 10-dB gain referring to the filter input.

Stages two through five are gain programmed by switching the resistors between the emitters of the differential pair by means of a CD4066 analog gate. Stages two, three, and four each have a switched gain of either 0 or 20 dB. Stages two and three are switched simultaneously by a control line to provide an overall gain of either 0 or 40 dB. Stage four is switched to provide a gain of 0 or 20 dB. The fifth stage is switched to provide a gain of 0 or 10 dB.

4) Power Supply and Threshold Detector: The power regulator accepts unregulated 28 V and provides four regulated voltages at +6, +12, +18, and +24 V. The +6, +12, and +18 V supplies are obtained from voltage followers, which provide a low output impedance for driving the experiment circuitry. Increased current drive capability for the +12-V buss is provided by a complimentary emitter follower.

6

The threshold detectors provide digital output signals used to initiate an increase or decrease in gain of the PGA. The circuit consists of a signal amplitude detector and two comparators.

The detector output is applied to two comparators. The output of the upper threshold comparator is the compliment of the command to change amplifier gain downward, and is normally at a +12-V logic level, going to 0 V when the input signal level exceeds the upper threshold. The output of the lower threshold comparator is the compliment of the command to change amplifier gain upward. It is normally at a +12-V logic level, changing to 0 V when signal amplitude is below the lower threshold.

The upper threshold and lower threshold are established by a voltage divider network. A small amount of hysteresis is provided in each comparator.

5) Voltage-Controlled Oscillator: An array of six VCO's is implemented by the integrated circuit CD4046. The center frequency of each VCO is spaced octavely starting at 12 kHz, and the highest center frequency is 384 kHz. With the exception of the 12-kHz VCO (HK VCO), each VCO is driven by its corresponding PGA; the frequency deviation is ±16.7 percent of center frequency for ±5 V referring to the input.

The output of all six VCO's are filtered by their respective two-pole Cheyshev bandpass filters. Harmonic suppression for these filters is about 30 dB.

With the exception of the HK VCO, the outputs of all VCO's can be switched in or out from the output amplifier by five transmission gates (CD4016). The HK VCO stays on at all times. Another transmission gate couples the 6-kHz NB channel to the output amplifier. The lines feeding to the output amplifier are voltage summed by weighted resistors to scale the subcarrier power distribution.

The output amplifier, implemented by two 2N2605 and two 2N2484 transistors, provides 14-dB voltage gain. It has an output impedance of 100 Ω , and it is transformer coupled to its load.

An L-C type oscillator is chosen for power and stability tradeoff. A CMOS Device CD4007 is used for the gain ele-

ment for the *L-C* oscillator. A CD4040 device generates all the reference frequencies for the VCO's and the 187.5-liz clock. A CD4013 device is used to generate to 1.5-kliz calibrate pulse. Zener diodes are used to translate the signals from the binary divider to the pulse generator.

III. SUMMARY

The Stanford University broad-band VLF receiver on ISEE.A is an integral part of the Stanford University VLF wave injection experiment being carried out as part of the ISEE mission. Data acquired with this instrument will help achieve a better understanding of dynamical processes in the magnetosphere, an important portion of the earth's environment.

ACKNOWLEDGMENT

We wish to acknowledge the many valuable discussions we have held with our colleagues at the Radioscience Leboratory. We also wish to acknowledge the efforts and dedication of the engineering staff of Develco, Inc., Mountain View, CA, in developing and building our ISEE-A VLF wave-injection receiver.

REFERENCES

- T. F. Bell, "VLF wave generation through perticle precipitation induced by VLF transmitters," J. Geophys. Res., vol. 81, p. 3316, 1976.
- [2] R. A. Helliwell and J. P. Katsufrakis, "VLF wave injection into the magnetosphere from Siple Station, Antarctica," J. Geophys. Res., vol. 79, p. 2511, 1974.
 [3] R. A. Helliwell, J. P. Katsufrakis, T. F. Bell, and R. Raghuram,
- [3] R. A. Helliwell, J. P. Katsufrakis, T. F. Bell, and R. Raghuram, "VLF line radiation in the earth's magnetosphere and its association with power system radiation," J. Geophys. Res., vol. 80, p. 4249, 1975.
- [4] C. G. Park, "The role of manmade VLF signals and noise in wave-particle interactions in the magnetosphere," in Proc. Int. Symp. Soler-Terrestrial Physics (Boulder, CO), D. Williams, Ed., Jan. 1976.
- [5] R. Raghuram, R. L. Smith, and T. F. Bell, "VLF Antarctic antenna: Impedance and efficiency," IEEE Trans. Antennas Propagat., vol. AP-22, pp. 334-338, 1974.
- [6] G. S. Stiles and R. A. Helliwell, "Frequency-time behavior of artificially stimulated VLF emissions," J. Geophys. Res., vol. 80, p. 608, 1975.



Develoo, Inc. 404 Tasman Dr., Sunnyvale, CA 94085 Phone (408) 734-5700 TWX 910-339-9295

Report No. 983-761029

VLF WAVE INJECTION RECEIVER

Prepared for:

Radioscience Laboratories Stanford University Stanford, CA 94305

Under:

Subcontract No. PR2006

November 1976

CONTENTS

- 1. BACKGROUND
- 2. THEORY OF OPERATION
- 3. DIGITAL COMMAND
- 4. DIGITAL TELEMETRY
- 5. ANALOG TELEMETRY
- 6. POWER
- 7. CABLING AND CONNECTORS
- 8. MECHANICAL INTERFACE
- 9. CIRCUIT DESCRIPTION
 - 9.1 Digital Command Link
 - 9.2 Input Amplifier and Bandpass Filters
 - 9.3 Programmable Gain Amplifiers
 - 9.4 Power Supply and Threshold Detector
 - 9.5 VCO and Output Amplifier

LIST OF TABLES

Table 1 - Command Word Format

Table 2 - Glossary

Table 3 - Analog Telemetry Word Format

LIST OF DRAWINGS AND PARTS LISTS

P/L 105936	VLF WAVE PROPAGATION RECEIVER
5-105920	Outline Drawing
5-105938	Interconnect Drawing
9-106013	VLF Receiver Block Diagram
3-105934	Housing
3-105935	Cover
P/L 105899	POWER SUPPLY THRESHOLD DETECTOR
1-105899	Power Supply Threshold Detector, Assembly
6-105899	Power Supply Threshold Detector, Schematic
P/L 105937	INPUT AMPLIFIER AND BANDPASS FILTER
1-105937	Input Amplifier and Bandpass Filter, Assembly
6-105937	Input Amplifier and Bandpass Filter, Schematic
P/L 105892	DIGITAL COMMAND LINK
1-105892	Digital Command Link, Assembly
6-105892	Digital Command Link, Schematic
P/L 105929	PROGRAMMABLE GAIN AMPLIFIER
1-105929	Programmable Gain Amplifier, Assembly
6-105929	Programmable Gain Amplifier, Schematic
P/L 105930	VCO AND OUTPUT AMPLIFIER
1-105930	VCO and Output Amplifier, Assembly
6-105930	VCO and Output Amplifier, Schematic

1. BACKGROUND

The Helliwell experiment for the ISEE-A Satellite is a VLF wave injection experiment with the purpose of determining, under controlled conditions, the basic mechanisms of interaction between energetic particles and discrete VLF waves in the magnetosphere. The main wave injection device is the Stanford VLF transmitter presently in operation at Siple Station in the Antarctic. For the ISEE mission the transmitter will be used to inject VLF waves throughout the magnetosphere, producing both VLF emissions and energetic particle pitch-angle scattering. In the general case the injected signal, as well as any stimulated VLF emissions, will be detected on the ISEE-A satellite by the Helliwell broadband VLF receiver. Information gained from the wave injection experiment should prove invaluable in increasing the understanding of the basic physical processes which determine the characteristics of waves and particles in the magnetosphere, and also in the support of future space missions. In particular, it should be an invaluable aid in planning VL. wave injection missions for the Plasma Physics and Environmental Perturbation Laboratory, which has been established as part of the shuttle-bus scientific program.

Professor R.A. Helliwell of Stanford University is the Principal Investigator and Dr. T.F. Bell, also of Stanford University, is the Co-Investigator.

2. THEORY OF OPERATION

•

(

The receiver package contains signal filtering, amplification, gain control, switching, calibration, and other functions necessary to transfer the 1- to 32-kHz signal from the preamplifier to the analog telemetry system. The system block diagram in Drawing 106013 shows the major receiver functions.

Signals in the 1- to 32-kHz band from the preamplifier are fed to a parallel bank of six filters. Five of the filters are broadband octave-width filters and one filter is a narrow-band filter centered at 6 kHz, an operating frequency of the Siple transmitter. A 20-kHz notch filter is incorporated into the 8- to 16-kHz and 16- to 32-kHz bandpass filters to minimize interference expected from the spacecraft power converter which operates at 20 kHz.

The outputs of the filters are fed into six amplifiers with variable gain. The purpose of the variable gain for each band is to maintain output signal levels within the range required by the spacecraft telemetry. The signal level is maintained below telemetry saturation and above telemetry system noise levels. The gain of each channel is adjustable in 10-dB steps over a 0- to 70-dB range by ground command or by automatic signal level sensing. When a ground command for automatic gain is received, the amplitude envelope of signals in each channel is monitored and the gain adjusted to maintain a prescribed level. This adjustment is made in 10-dB increments at intervals of about 5.4 seconds.

Each signal channel, except for the 6-kHz channel, drives a Voltage-Controlled Oscillator (VCO). Normally the output of each VCO and a housekeeping VCO are summed, and the resultant signal used to modulate the analog telemetry transmitter. However, the output of any signal channel can be turned off by ground command. This allows the telemetry power to be concentrated on a desired channel for long-distance operation during apogee. Generally the frequencies of interest decrease with increasing distance from the earth and the higher frequency VCO's with

their attendant wide bandwidths can be turned off to maintain a useful signal-to-noise ratio.

A relatively narrow-band VCO is provided to generate an FSK signal for housekeeping functions. The PGA gain levels, channel ON/OFF, and AUTO/MAN mode for each channel, and notch filter ON/OFF and CAL ON/OFF data are transmitted over this VCO.

System calibration signals are generated in the receiver package. System stability is sufficient so that only infrequent calibration is required. The receiver is calibrated by injecting the harmonics of 1.5 kHz into the input amplifier. Thus each band is excited at least by a harmonic component during the calibration cycle. The calibration signal will automatically turn itself off after eight cycles of operation. Provisions to inhibit its operation after a preset length of time is also incorporated into the source as a safety precaution against intermittent operation. The amplitude and duration of the CAL signal is sufficient to cause each channel to step from 70-dB to 0-dB gain over a period of approximately 45 seconds.

3. DIGITAL COMMAND

Z

The Helliwell VLF Experiment requires a 32-bit serial command word received under spacecraft control asynchronously to the experiment control logic. The spacecraft may generate more than 32 bits and clock pulses but the 32-bit word must be contained in the last 32 bits of the serial stream.

The command word format is listed in Table 1. The tables assumes a 37-bit clock burst, as defined in ISEE-714-75-005 (May 1975), with Bit 37 (the MSB) the last bit received.

The command word provides gain and mode control for 6 channels of VLF amplifiers plus control of a calibrate function and a 20-kHz notch filter. The bit functions are as follows:

CH(#) ON/OFF:

Determines if the output of the amplifier is summed in the telemetered signal ("1" level is ON or summed)

CH(#) AUTO/MANUAL:

Determines if the programmable amplifer is in an automatic or manual gain control mode ("1" level = automatic)

10-, 20-, and 40-dB Bits:

The sum determines the gain of the amplifier in the manual mode or the initial gain in the automatic mode.

CAL:

When set, this bit will cause the experiment to go into the Cal mode.

20-kHz Notch Filter ON/OFF:

When set, any 20-kHz signals will be filtered in the 8- to 16-kHz and 16- to 32-kHz channels (Channels 4 and 5).

Verification that the experiment received the command word may be accomplished by the digital telemetry link between the spacecraft and experiment.

TABLE 1
COMMAND WORD FORMAT

BIT NO.	<u>FUNCTION</u>	CHANNEL
1-5	Unassigned ,	•
6 (LSB) 7 8 9 10	CH 1 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	1-2 kHz
11 12 13 14 15	CH 2 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	2-4 kHz
16 17 18 19 20	CH 3 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	4-8 kHz .*
21	CAL	•
22 23 24 25 26	CH 4 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	8-16 kHz
27 28 29 30 31	CH 5 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	16-32 kHz
32 33 34 35 36	CH 6 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	6 kHz NB
37 (MSB)	20 kHz Notch Filter ON/OFF	

4. DIGITAL TELEMETRY

1

The spacecraft can verify that the experiment has received the proper command word through the digital telemetry link between the experiment and spacecraft controller. Upon request from the spacecraft, a 32-bit telemetry word will be serial shifted from the experiment under spacecraft control. The first bit will be the MSB and correspond to Bit 37 in the command word format. The last bit will be the LSB and correspond to Bit 6 in the command word format.

Since the experiment may not respond to a new command word for up to 5.4 seconds, and dynamic bits may change 5.4 seconds after responding to a new command, it is only necessary that the static bits be verified after 5.4 seconds.

All AUTO/MAN, CH ON/OFF and NOTCH ON/OFF bits are static. The gain control bits are static only if the AUTO/MAN bit for that channel is set to MAN. The Cal bit is dynamic and should reset approximately 45 seconds after recognition of a command word.

5. ANALOG TELEMETRY

A 500-kHz analog transmitter is required for the transmission of receiver analog data to the ground. The signals will be in the frequency range of 6- to 500-kHz and have a maximum amplitude of 6.8 V p-p. Loading on the transformer output is not to exceed 20 kilohms and 200 pf.

6. POWER

The experiment requires the following power source:

Voltage:

28 Vdc ±5%

Current:

25 mA avg, 30 mA peak, 250 mA surge

(on power up)

Average Power:

.7 watt

The +28 Vcc source is regulated to supply +24 V, +18 V, +12 V and +6 V. In order to minimize power consumption, the supply is a totem pole configuration.

7. CABLING AND CONNECTORS

The experiment requires two 26-pin AMP HD 22 Connectors. Pin assignments are as follows:

SPACECRAFT CONNECTOR PIN NO.	FUNCTION
1	Preamp 2
2	Shield for Pin 1
3	Chassis Ground
4	+28 Vdc
5	+28 Vdc
. 6	DSI II (data)
7	ASI I
8	Analog Transmitter
9	Analog Transmitter
10	Preamp 1
11	N/C
12	- N/C
13	Circuit Ground
14	+28 V Power Return
15	DSS II (clock)
16	Envelope A
17	Clock A
18	Serial Data A
19	N/C
20	Chassis GND
21	Circuit Ground
22	+28 V Power Return
23	DSG II (envelope)
24	Envelope B
25	Clock B
26	Serial Data B

TEST CONNECTOR		
(to GSE) PIN NO.		<u>FUNCTION</u>
26		ACL #1
18		ACL #2
1		AOB
24		AZB
20		ADO #1
22	•	DPT
25		CDI
10		CCL
5	•	DDO
19		DCL
23		CEN
8		. +12 V
9		0 V

MECHANICAL INTERFACE

See Drawing 3-105934 for dimensions for the experiment housing.

The overall dimensions are as follows:

Weight: 1303 grams Height: **2.75** inches

9.02 inches (does not include connector protrusions) Length:

7.25 inches (including mounting feet). Width:

9. <u>CIRCUIT DESCRIPTION</u>

9.1 DIGITAL COMMAND LINK

9.1.1 Introduction

£

The purpose of the digital section of the HEM experiment is to provide the following functions:

- A. Gain control settings to six channels of VLF amplifiers
- B. Output summing control for 6 VLF amplifier outputs
- C. Digital telemetry information to the spacecraft computer
- D. Analog telemetry information to the ground
- E. Known "power up" status
- F. Calibration function
- G. Interfacing digital signals between the spacecraft and experiment.

9.1.2 Glossary

A list of abbreviations used in both the experiment and GSE digital circuitry is contained in Table 2 of this manual.

9.1.3 <u>Description of Operation</u>

The digital electronics operates on a synchronous 5.4-second cycle with the exception of command word and digital telemetry transfers which are under control of the spacecraft computer.

The HEM experiment interfacing circuit translates up lower level experiment input signals to the experiment 12-Vdc level and translates down the experiment output signals to the required levels. The input interfacing elements are implemented by 2N5116 J-Fets and 2N2484 transistors, while the DDO output line is stepped down by two 6.2-K resistors. The zener diode clamping circuit is used for the signal return. Six of the translators are used for the 3 pairs of redundant signals: namely, CDI, CCL, and CEN. The remaining two translates DEN and DCL.

DIGITAL COMMAND LINK

TABLE 2

GLOSSARY

ACL	Analog Telemetry Clock	RDN	Redundancy
ADI	Analog Telemetry Data In	TST	Test
ADO	Analog Telemetry Data Out		
AGA	Amplifier Gain - A Bit (10 dB)		
AGB	Amplifier Gain - B Bit (20 dB)		
AGC	Amplifier Gain - C Bit (40 dB)		
AOB	Analog Telemetry One Bit		
AOC ·	Amplifier ON/OFF Control		
ASI	Power Monitor		
AT	Analog Telemetry		
AZB	Analog Telemetry Zero Bit		
CCD	Counter Count Down		
CCL	Command Word Clock		
CCU	Counter Count Up	·	
CDI	Command Word Data In		
CDO	Command Word Data Out		
CEN	Command Word Envelope		
CPJ	Command Word Parallel Jam		
CPT	Command Word Parallel Transfer		
CST	Command Word Serial Transfer		
CW	Command Word		
DCL	Digital Telemetry Clock		•
DDI	Digital Telemetry Data In		
DDO	Digital Telemetry Data Out		
DEN	Digital Envelope		
DPT	Digital Telemetry Parallel Transfer		
TO	Digital Telemetry		
FOB	Frequency Demodulated One Bit		
ESY	Frame Sync		
FZB	Frequency Demodulated Zero Bit		
MCL	Monitor Data Clock		
MDI	Monitor Data In		
MPT	Monitor Data Parallel Transfer		
MSY	Marker Sync		

CDI, the 32-bit command word, is clocked by CCL into a 32-bit serial to parallel register implemented with four CD4034. At the end of the CEN gate, the new command word is parallel loaded to the execute registers made up by CD4042 and CD4029. This loaded command word can be read back to the spacecraft computer through line DD0 by activating lines DCL and DEN.

DEN parallel loads the command word into four CD4021, eight-bit parallel in serial out device, while DCL clocks the word out. NRZ output data is interfaced to the computer.

The format of the command word is listed in Table 1. Note that the first 5 bits have no significance, and only the last 32 bits are active. The command word consists of (1) 3 bits of gain setting to each of the six programmable gain amplifiers (PGA), (2) six bits to set each of the PGA in either auto (automatic gain control) or manual (fixed gain) mode, and (3) another 6 bits set each of the VCO outputs to determine whether the outputs of Channels 1-5 and the NB channel should sum into the TLM output amplifier; these bits are termed "CH ON/OFF". The remaining two bits are termed CAL (calibrate) and notch ON/OFF (20 kHz notch filter ON/OFF).

When a command word is received, the gain control bits will be loaded into the CD4029 up/down counters, and the remaining bits into the CD4042 latches; in turn, the command word is loaded into the analog telemetry shift registers (four CD4021). The command word stored in the CD4029 and CD4042 set up the state of the experiment.

During each frame, the data loaded in the analog telemetry register will be formatted and encoded to a 2-line tristate code by the encoder implemented by one CD4040, two CD4017, and two CD4013. The 2 tristate lines named AOB and AZB drive the 12-kHz HK VCO, and they are organized as a 48-bit word instead of 32 for purposes of decoding and data verification. The analog telemetry word format is shown in Table 3.

TABLE 3
ANALOG TELEMETRY WORD FORMAT

WORD NO.	BIT NO.	FUNCTION
1	1 2 3 4 5 6	CH 1 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
	1 2 3 4 5 6	CH 2 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
3	1 2 3 4 5 6	CH 3 ON/OFF AUTO/MAN .' 10 dB 20 dR 40 dB No code
4	1 2 3 4 5 6	Calibrate No function No function No function No code
5	1 2 3 4 5 6	CH 4 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
6	1 2 3 4 5 6	CH 5 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code

TABLE 3

(Continued)

WORD NO.	BIT NO.	<u>FUNCTION</u>
7	ì	CH 6 ON/OFF
	2	AUTO/MAN
	3	10 dB
	4	20 dB
	5	40 dB
	6	No code
8	i	Notch Filter ON/OFF
•	2	No function
	3	No function
	Ă	No function
	5	No function
	6 .	No code (remains until next transmission)

At the beginning of each frame cycle, a double clock pulse is provided to the gain control logic for the purposes of updating the gain setting. Whether the CD4029 up/down counter will retain, increase, or decrease its 3-gain bits depends on the state of the AUTO/MAN bit and the UP/DOWN lines from the PGA threshold detectors.

Immediately after the gain bits double clock pulse, new commands will be loaded into the execute registers whenever there is a new command stored. If not, the information in the latches stays, and will be transmitted via the analog telemetry registers. When the experiment is turned on, the power-up logic will - by means of jamming the command register - set all PGA's to its maximum gain at auto mode; sum all VCO outputs to the output amplifier; turn the 20-kHz notch filter and the calibration generator on. Since the PGA is in auto mode, and the calibration pulse in full amplitude, the PGA will step down 10-dB gain on every frame cycle. At the end of 8 frame cycles, the PGA will have stepped to its minimum gain; then the CAL function will turn off by itself, and the PGA will start stepping up in gain. The CAL function can be commanded on or off at any time and it also turns itself off after 8 frame cycles without command.

9.2 INPUT AMPLIFIER AND BANDPASS FILTER BOARD

The schematic of the input amplifier and bandpass filter board is shown in Drawing D6-105937. The board contains the input signal conditioning amplifier, 20-kHz notch filter and associated switching circuitry, calibrate signal injection switching, and six bandpass filters. The bandpass filters divide the 1- to 32-kHz spectrum into five octave bands, and one 6-kHz narrow-band segment.

The input amplifier consists of transistors Q1 through Q4, and provides a voltage gain of approximately 3. (Overall gain including the transformation loss of Transformer T1 is about 1.5.) Feedback is established by R7 and the parallel combinations of R6 and R3. A calibration signal is injected into the emitter of Q1 via the network formed by R3, R20, and C78. The calibration signal may be switched on or off by a section

of the Analog Switch UI (a CD4016 CMOS quad-analog gate). Low output impedance, a requirement for driving the bandpass filters array properly, is obtained by the complimentary emitter follower output stage formed by Q3 and Q4.

The 6-kHz narrow-band filter and the three lowest octave frequency band filters (covering 1 through 8 kHz) are driven directly by the input amplifier. The two higher octave band filters covering the frequency range 8 kHz through 32 kHz are driven via the 20-kHz notch filter and filter switch, two sections of a CD4016 analog gate, by emitter follower Q7. The emitter follower exhibits high input impedance to minimize loading of the 20-kHz notch filter, while providing a low output impedance required to drive the two bandpass filters. The notch filter is a second order Tchebychev bandstop filter with a maximum attenuation of 30 dB at 20 kHz.

The 1- to 2-kHz, 2- to 4-kHz, 8- to 16-kHz, and 16- to 32-kHz bandpass filters are third order Tchebychev octave band filters with 1-dB pass-band ripple. These filters provide approximately 38 dB of attenuation an octave above or below the band edges. The 4- to 8-kHz bandpass filter is a fourth order Cauer parameter filter with 0.28-dB passband ripple. This filter provides about 40-dB attenuation below 2.9 kHz and above 10.9 kHz. The 6-kHz narrow bandpass filter is a second order Tchebychev, 1-dB passband ripple filter. The measured 1-dB bandwidth is 226 Hz, and the 3-dB bandwidth 377 Hz. All filters have transformer-coupled outputs.

9.3 PROGRAMMABLE GAIN AMPLIFIER

The schematic of the programmable gain amplifier is shown in Drawing D6-105929. The programmable gain amplifier is a five-stage switched gain amplifier having a maximum voltage gain of 96 dB. Gain may be varied in 10-dB steps over a 70-dB range by means of the gain control lines AGA, AGB, and AGC in a 4-2-1 binary coded sequence.

Each stage is comprised of a dual-transistor differential pair with emitter follower output. This type of configuration provides symmetrical limiting and rapid recovery from large signal overloading.

The first stage is a fixed-gain signal conditioning stage providing a gain of approximately 26 dB. Accounting for the filter voltage loss due to impedance transformation ratio, the actual gain is 10 dB gain referring to the filter input (on the input amplifier and bandpass filter board).

Stages two through five are gain programmed by switching the resistors between the emitters of the differential pair by means of a CN4066 analog gate. Stages two, three, and four each have a switched gain of either 0 dB or 20 dB. Stages two and three are switched simultaneously by control line AGC to provide an overall gain of either 0 dB or 40 dB. Stage four is switched by line AGB to provide a gain of 0 dB or 20 dB. The fifth stage is switched by line AGA to provide a gain of 0 dB or 10 dB.

9.4 POWER SUPPLY AND THRESHOLD DETECTOR

The schematic for the power supply and threshold detector is shown in Drawing D6-105899.

The power regulator accepts unregulated 28 volts and provides four regulated voltages at +6 V, +12 V, +18 V, and +24 V. The regulator is comprised of Q3, Q4, and Reference Diode CR9. Error feedback is obtained from R65.

The +6, +12, and +18 volt supply voltages are obtained from voltage followers A12, A13, and A14. Output voltages are obtained from the divider string R65, R67, R68 and R69. These voltages are applied to the noninverting input terminals of A12, A13, and A14. The voltage followers provide a low output impedance for driving the experiment circuitry. Increased current drive capability for the +12-V buss is provided by the complimentary emitter follower, Q5 and Q6.

The threshold detectors provide digital output signals used to initiate an increase or decrease in gain of the programmable gain amplifier. The circuit consists of a signal amplitude detector and two comparators.

The detector consists of Transistor Q9, Diodes CR10, CR11, and CR12, and associated circuitry. The detector function is performed by CR12 and Q9. CR10 and CR11 are temperature compensating diodes which compensate for the drift in forward voltage drop of CR12 and the base-emitter junction of Q9. The detector time constant is established by the low-pass filter formed by R87 and C64, and is approximately 1.5 seconds.

The detector output is applied to two comparators. Q11 and Q8 with associated circuitry comprise the upper threshold comparator, and Q10 with Q7 form the lower threshold comparator. The output of the upper threshold comparator, \overline{CCD} , is the compliment of the command to change amplifier gain downward, and is normally at a +12-V logic level, going to zero volts when the input signal level exceeds the upper threshold. The output of the lower threshold comparator, \overline{CCU} , is the compliment of the command to change amplifier gain upward. It is normally at a +12 V logic level, changing to zero volts when signal amplitude is below the lower threshold.

The upper threshold is established by the voltage divider network formed by R78 and R81. The lower threshold voltage divider network is R79 and R80. A small amount of hysteresis is provided in each comparator by R82 and R72.

9.5 VOLTAGE CONTROLLED OSCILLATOR

The schematic for the voltage controlled oscillator is shown in Drawing D6-105930.

An array of six Voltage Controlled Oscillators (VCO's) is implemented by CD4046. The center frequency of each VCO is spaced octavely starting at 12 kHz, and the highest center frequency is 384 kHz. With the exception of the 12-kHz VCO, which is also called HK VCO, each VCO is driven by its corresponding PGA; the frequency deviation is $\pm 16.7\%$ of center frequency for ± 5 V refering to the input.

The transmission mode for the HK VCO is FSK. The encoded lines AOB and AZB are level translated by two zener diodes. Another zener diode translates the FSY line which is the auto-zero gating line for the HK VCO.

The output of all six VCO's are filtered by their respective two-pole Tchebychev bandpass filters.

Harmonic suppression for the above filters is about 30 dB.

With the exception of the HK VCO, the outputs of all VCO's can be switched in or out from the output amplifier by five transmission gates (CD4016). The HK VCO stays on at all times. Another transmission gate couples to 6 kHz NB to the output amplifier. The lines feeding to the output amplifier are voltage summed by weighted resistors to scale the subcarrier power distribution. The analog switches are controlled by Command Bits AOC1 to AOC6.


The output amplifier, implemented by two 2N2605 and two 2N2484 transistors, provides 14-dB voltage gain. It has an output impedance of 100 ohms, and it is transformer coupled to its load.


An L-C type oscillator is chosen for power and stability trade-off. CMOS Device CD4007 is used for the gain element for the L-C oscillator. CD4040 generates all the reference frequencies for the VCO's and the 187.5-Hz clock. A CD4013 is used to generate the 1.5 kHz calibrate pulse. Again, zener diodes are used to translate the signals from the binary divider to the pulse generator.

ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUA	NTIT	Y/DAS	H. NC
 				R	+	+	-
	105920	OUTLINE DWG DS		+ +	+	╅┥	-
-	105938	INTERCONNECT DWG DS	1	P	+	+-1	
1	106013 .	VLF RCC. COXX DIA 69	1	R	\dashv	+	-
4	105934	HOUSING D3		 	-	+	_
		ZEIDA-HZ4 MAGNESIUM					
		DOWN TO PARTIE REF		14	+	\perp	_
5	105935	COVER . C3		 	+	-	
	· · · · · · · · · · · · · · · · · · ·	ZEIDA-MZA MAGNESIUM		+			-
		SCREW 4-40 X 19 FD 95T	<u> </u>	+;	+	+	-
0				14	-	+	
7	106009-01	STANDOFF TEFLON B3		6	+		+
3	-02	<u>" 83</u>		6	_	4	
9	106009-03	" B		12	_		
10		NUT 4-40 · SST	<u> </u>	4	-		
//	1060117	STANDOFF SPECIAL TERICN BE		2	4		
12	1060118	" " B	3	2		4	
/3		SCREW 6-32 X-48 FCAT HT SST	·	6			
14	105946-01	SPACER FOUNT	3	50			
5	-02	" " ECCOFORM		50			
اط	03	" " FAH CATALYST		50			\bot
17	-04	" / /2-10-H	<u> </u>	100			
18	105946-05	SPACER - FOAM - B.	3	50			
19	105947-	SUPPORT, SIDE-FORM B.	3	8			
20		SCREW 4.40 X VA PAN HD SST		8			
2/	105899	PWR SUPPLY THRESHOLD DET P	2	1			
22	105737	INPUT AMP BD. PO		1	\sqcap		
23	105392	DIGITAL COMMAND BD. P.		1			
74	105929	PROGRAMMARLE GAIN AMP BD. PL		1			
25	105930	YCO E SUTPLIT AMP BD. P.		1/			
26		CONN. ANIP 311P407-2P-B-15		*	7		
27		CONN. MAIP 311 P407-25-B-15		*	\neg	1	
28		WIRE 26 AWG STRANDED WHT		IR		1	\vdash
29		* MISTONIER SUPPLIED		1"	\dashv	1	十
一、	- 1E		BY MCM	CI	<u>_</u>		
	Man Man	DAGE 18	APR. 67 6///74				
R. N.	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	ORIGINAL PAGE IS OF POOR QUALITY	TITLE ULF WAS			PSI-	0T.42
(13)	05-1-76 05-1117 1117-3117E	Of Food go-	RECEIVER .				
æ 3			PARTS LIS	T NU	MBEI	}	REV
	3 9 7 7		P/L //	159	30	-	E
1 1 4	2 2			OF			

DEVELCO, INC.

this DOCUMENT CONTAINS PROPERTARY INSOCRATION THAT MAY NOT BE DISCLOSED TO OTHERS, REPRODUCED OF USED WITHOUT WRITTEN AUTHORITY FROM DEVELCO INC. .29/ 902 5.687 1.467 5.72 7.25 rest **3**(51.3-33








	SER DEFE DEVELCO INC.	
	Desert Prints CHICATO PRINTS APPROVED	
USED CON - OLAT ASS F OFF PEOD	D 30002 5-735220	c


THIS DOCUMENT CONTAINS PROPERTARY INFORMATION THAT MAY NOT BE DISCLOSED TO CHIEF REPRODUCED OF USED WITHOUT WRITTEN AUTHORITY FROM DEVELCO INC. PLES TIP 2- Res 1585 2> 50 N 京の日本の日本の日本の日本 TITA KUJA 1: 2 出年5年7日19日22 ## H M-3 *23.C 1-C 1-C 2-C 4 NEC 7 MCG 9 TEL 8 SAL P 4.5 90.0 7.5 7.7 **33.** 3. P43-E 1300 人がアンチ <u> 175</u>222 01 124 51 · CV 75 经 A 78K 2 VICET WITES


> ORIGINAL PAGE IS OF POOR QUALITY
















TEM	PART NUMBER	DESCRIPT	ION	REFERENCE	QUANTITY/DASH.
1	EVCEDHIOC3F5	RESISTOR YOUN	1% 100K	267, 68,69	3
-	PNC55H4993 FS	11	1 499K	R18*	6
3	PNC65HGO43FS	1/4 W	604 K	R79*	6
_		bow	12.4 K	RBO*	6
	RNC50H 6982F.S	10W	1% 69.8K	P31*	6
6	77.0307767007.0				
7					1
8	RJ5268W104	VARIA	BLE 100K	£65	/
9	73020077	77			
10	RCR07522675	1/4 N	5% 22/11	R82*R12*	12
	KCR05G301J5	18:1	3000	870	1
12	471		470-12	R94	/
13_	124			274, 75	12
14	1 19 10 10				
15	123		12K	£71, 83°	12
16	563		- 56x	R76+ 77+	12
17	275 -		2.7M	R34*,85*	12
13	392		39K	R36 37*	12
2		 		1/10/02/10/	
20 21	RCR056103 JS CKR058X104K-1593	RESISTOR YEW CAPACITOR CER		R73+	6
21	CKP05#X104K-1593 CSR13F276K-3026	CAPACITOR CERT	AMIC Jut	K73* C63* C61	6
21 22 23	CKROSEKIOAK-1593 CSRISFO76K-3026 F685K-3024	CAPACITOR CERT	AMIC - 1217 MUM 72.1 35V 6.5 / 35V	R73+ C63+ C61 C65,66	
21 22 23 24	CKP05&K104K-1573 CSR1&F076K-3026 F685K-3024 C475K-2974	CAPACITOR CERT	11.11.C - 12.17 11.UM 22.1 35V 6.5 pt 35V 4.7.11 10V	R73+ C63+ C61 C65,66 C62+	6 1 2 6
21 22 23 24 25	CKROSTKIOAK-1573 CSRIZF276K-3076 F685K-3024 C475K-2974 C396K-2979	CAPACITOR CERT	11.11.0 1.11.1 11.11.00 1.10.1 10.5 1.1 1.00 1.11.1 1.00 39.11 1.00	273+ C63+ C61 C65,66 C62+ C64+	6 1 2 6 6
21 22 23 24 25 26	CKROSEKIOAK-1573 CSRIEF276K-3026 F685K-3024 C475K-2914 C396K-2919 D186K-2990	CAPACITOR CERT	AMIC	273+ C63* C61 C65,66 C62* C64* C49-53	6 1 2 6 6 5
21 22 23 24 25 26 27	CKROSTKIOAK-1573 CSRISF276K-3024 F685K-3024 C415K-2914 C396K-2919 D186K-2990 CSKIZD566K-2993	CAPACITOR CERT	ANIC INT REUM 22 of 35V 6.5 NT 35V 4.7 NT 10V 39 NT 15V MI 56 NT 15V	CG3* CG1 CG5,GG CG2* CG4* C49-53 C57-60	6 1 2 6 6 5 4
21 22 23 24 25 26 27 28	CKROSEKIOAK-1573 CSRIEFRZGK-3026 FGB5K-3024 C475K-2974 C396K-2979 D186K-2990 CSRIED566K-2993 CKROSEKIOIK-1289	TANTALU CERA	ARTIC - 1 21 t ALUM 12 1 35 V 6.5 21 35 V 4.7 21 10 V 39 21 10 V 18 15 V MI 56 21 15 V MI 56 21 100 Pf	C63* C61 C55,66 C62* C64* C49-53 C57-60 C54-56	6 1 2 6 6 5
21 22 23 24 25 26 27 28 29	CKROSEKIOAK-1573 CSRIEFEZGK-3026 FGB5K-3024 C475K-2974 C396K-2979 D186K-2990 CSRIED566K-2993 CKROSEK473K-1587	TANTALU CAPACITOR (ER)	ANTIC - 1 LIT RELIM 22 LT 35 V 6.5 LT 35 V 4.7 LT 10 V 39 LT 10 V 18 LT 15 V MI 56 LT 15 V MIC 100 PF	273+ C63* C61 C65,66 C62* C64* C49-53 C57-60 C54-56 C46	6 1 2 6 6 5 4
21 22 23 24 25 26 27 28 29 30	CKROSEKIOAK-1573 CSRIEF276K-3026 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSRIED566K-2993 CKROSEK 473K-1587	TANTALU CERA	ANTIC - 1 LIT RELIM 22 LT 35 V 6.5 LT 35 V 4.7 LT 10 V 39 LT 10 V 18 LT 15 V MI 56 LT 15 V MIC 100 PF	273+ C63* C61 C65,66 C62* C64* C49-53 C57-60 C54-56 C46	6 1 2 6 6 5 4
21 22 23 24 25 26 27 28 29 30 31	CKROSEKIOAK-1573 CSRIEFEZGK-3026 FGB5K-3024 C475K-2974 C396K-2979 D186K-2990 CSRIED566K-2993 CKROSEK473K-1587	TANTALU CAPACITOR (ER)	ANTIC - 1 LIT RELIM 22 LT 35 V 6.5 LT 35 V 4.7 LT 10 V 39 LT 10 V 18 LT 15 V MI 56 LT 15 V MIC 100 PF	273+ C63* C61 C65,66 C62* C64* C49-53 C57-60 C54-56 C46	6 1 2 6 6 5 4
21 22 23 24 25 26 27 28 29 30 31 32	CKP058K104K-1573 CSR18F076K-3026 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSR12D566K-2993 CKR058K101K-1289 CKR058K473K-1587	TANTALU CAPACITOR (ER)	ANTIC - 1 LIT RELIM 22 LT 35 V 6.5 LT 35 V 4.7 LT 10 V 39 LT 10 V 18 LT 15 V MI 56 LT 15 V MIC 100 PF	273+ C63* C61 C65,66 C62* C64* C49-53 C57-60 C54-56 C46	6 1 2 6 6 5 4
21 22 23 24 25 26 27 28 29 30 31	CKP058K104K-1573 CSR18F076K-3026 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSR12D566K-2993 CKR058K101K-1289 CKR058K473K-1587	CAPACITOR CERT TANTALU CERA CAPACITOR, TANTALU CAPACITOR, TANTALU	AMIC	263* 261 265,66 262* 264* 249-53 257-60 254-56 246 247,43	6 1 2 6 6 5 4 3 1 2 2
21 22 23 24 25 26 27 28 29 30 31 32	CKROSEKIOAK-1573 CSRISF276K-3024 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSKIZD566K-2993 CKROSEK-173K-1289 CKROSEK-173K-1587 CSRIZGA75K-2088	TANTALU CAPACITOR, TANTALU CAPACITOR, TANTALU CAPACITOR, TANTAL	AMIC	273+ C63+ C61 C65,66 C62+ C64+ C49-53 C57-60 C54-56 C46 C47,43	6 1 2 6 6 5 4 3 1 2
21 22 23 24 25 26 27 28 29 30 31 32	CKROSEKIOAK-1573 CSRISF276K-3024 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSKIZD566K-2993 CKROSEK-173K-1289 CKROSEK-173K-1587 CSRIZGA75K-2088	TANTALU CAPACITOR, TANTALU CAPACITOR, TANTALU CAPACITOR, TANTAL	AMIC	C63* C61 C55,66 C62* C64* C49-53 C57-60 C54-56 C46 C47,43 BY AKAI 10:15 APR. MI 1 11	6 1 2 6 6 5 4 3 1 2 2 5 CK.
21 22 23 24 25 26 27 28 29 30 31 32 33	CKROSEKIOAK-1573 CSRISF276K-3024 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSKIZD566K-2993 CKROSEK-173K-1289 CKROSEK-173K-1587 CSRIZGA75K-2088	TANTALU CAPACITOR, TANTALU CAPACITOR, TANTALU CAPACITOR, TANTAL	AMIC	CG3* CG1 CG5, GG CG2* CG4* CG9-53 C57-GO C54-56 C46 C47, 43 BY AKM 1015 APR. MI 121 TITLE ROWS	6 1 2 6 6 5 6 5 6 7 7 7 8 5 CK.
21 22 23 24 25 26 27 28 29 30 31 32 33	CKROSEKIOAK-1573 CSRISF276K-3024 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSKIZD566K-2993 CKROSEK-173K-1289 CKROSEK-173K-1587 CSRIZGA75K-2088	TANTALO CERA CAPACITOR, TANTALO CERA CAPACITOR, TANTALO OBS. 10 OS. 10	AMIC	CG3* CG1 CG5, GG CG2* CG4* CG9-53 C57-GO CG46 CG7, 43 BY AXAI 10:15 APR. MIN 1 12 1 TITLE FOWN THRESIIC	6 6 6 6 5 4 3 1 2 2 5 6 7 7 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
21 22 23 24 25 26 27 28 29 30 31 32 33	CKP058K104K-1573 CSR18F076K-3026 F685K-3024 C475K-2974 C396K-2979 D186K-2990 CSR12D566K-2993 CKR058K101K-1289 CKR058K473K-1587	TANTALU CAPACITOR, TANTALU CAPACITOR, TANTALU CAPACITOR, TANTAL	AMIC	273+ C63+ C61 C65,66 C62+ C64+ C49-53 C57-60 C54-56 C46 C46 C42,48 BY AKAI 10:15 APR. ₩1 121 TITLE POWE THRESIIC PARTS LIS	6

ITEM	PART NUMBER	DESCRI	PTION		REFERENCE	QUAN	TITY/DAS	SH. N
21	M3350/10104 BHC	INTERGRATED C	PINCUIT IMIC	283	117-14	3	11	
7	OR BHA	MININGAMILLE	month chine		7710			
36	JANTX 2N24 84	TRANSISTOR	2N2484		04,5	2		
37	1 2N2605		21/2/05		05,078,9	19	100 55	
38	2N3700		21/3700		03	1		
	MNTX 7NZ920	TENNSISTOR	21/7920		010-11	12		
40	MALY TACICO	MINUSION				TT		
41	. vg '							
42	MNTX 1N3614	DIODE	113614		CP6, B	2		
	JAUTX 1N4153		114158		CE10, 11,12	18		
	WATXVIN4115		11/4/15 7	71	CR9	1		
45	115297	DIODEZ	IN5297		CRT	1		
46	11.551	-						
47		BUY TO MOTE	OIA #			11		П
48		MOARARBOAZ				TT		П
49		773 701.1323				\Box		\Box
50								П
5/	-	* ITEMS GTY	1 = 10			$\dagger \dagger$		\Box
7		1 //2/10						1
33						11		
54	LTIOKO96	INDUCTOR	17nH	,	11,2	2		
56	105899	ASSY		CI		R	+	\vdash
57	105399	FAB		<i>C3</i>	*	1		
58	105899	ALTWOEK		D4		R	TT	
59	105899	SCLIEMATIC		D6	,	R		П
60		TEEMINAL H.H.				28		
						++	+	H
					,	\prod	-	\Box
						+-	++-	\vdash
					au au at care			
	,	O. TGO.	ASS.Y		BY /1/11/015:			
		POOD & D			APR.	APR		
REVI		204C	NEXT		THEEHOLZ	DE Z		火
2			z	-	PARTS LIST		BER	R
-	· · · · · · · · · · · · · · · · · · ·		NO O		P/L 1058			1
1			usto		SHEET 2	OF 2		






ITEM	PA	RT NUMBER			DESCRIPTION			REFERENCE	QUAN.	TITY/DASI	H. N
-1	RCK	2056203	IS	RESIS	TOR 1/8 W 5 %	20K	0	R1, R19	2	+++	+
		SDH22/2		1	1/20W 1 %			R3	1	+++	+
()-		056302			· 1/8 W 5 %		1	RB,R10-12,252	66	+++	+
_		056332.			1/8 W 5 %		-	RS	,	+++	+
-		50H4642			1/20W 1 %			R7	1		1
-					1/8 W 5 %		$\dot{+}$	R17,2	2	+++	-
		506331. 056204			1/8 W 5 %			RG	1	+++	-
_		0565113			1/8 W 5 %	510	$\dot{+}$	R27	1	+++	-
		05 4 200			1/8W 5%	20	+	R14, K15	2	+++	
10	KLK	152.			1/8 W 5 %	1.5K	+-	R13	+	+++	-
_		301			1/8 W 5 %	300	+	RS	1	+++	-
11		-			1/8 W 5 %		+	R4	1	+++	-
12		153							17	1-1-	-
13		103.			1/8 W 5 %			R20	1	1-1-1	
14	17.1.5	393		DECIET	1/8W5%			R12	1	+++	_
					OR-1/3W 5 %.			R16, R24	2	+++	_
-	777	12103 F.	אנ	LAPAL		f 100	\overline{V}	142,61,63	3		
17	1	102		11-1-1	.001			228,81	2		
18	1	273	100		.027			245,86	2		
7		223			.022			668	1		
~		183			.018			255	1		
21		123			.012			<i>C15,85</i>	2.		
22		203			.020			C74 ·	1		
23	1	333			.033			276	1		
24		272			.0027			C29	1		
25		100									
26		122			.0012			16,22,43,51	4		7
27	1.	222			.0022			223.33	2	TTT	\neg
28		562	*		.0056			C40	1	1	-
29		472			.0047			C37	1		
30		182			.0018			0460	1	 	7
31.	7	502		121	.005			C4.8	17	+++	7
32		822			.0082	1	,	050	1	 	-
	0510	1392 FS	A	CAPAN	ITOR .0039	uf 10	21/	C44	1	1-1-1-	
	14			CITI PIC	11074 10000	111		BY R.Q. 3-26-7	COL	11/11/2 2	., -
8	_			. Walnut		ASS.4				1111330	1.
-	3.7			OK! POOR	L PAGE IS	¥		TITLE (ALGO)			
, #	~	· · · · · · · · · · · · · · · · · · ·	7. 1	TOOR	QUALITY	ž		11020			~
S S	ا, ا				11 12			BANDPA PARTS LIST			R
4	14.	<u> </u>				z o		D 41			E
	ا ۵		i - 1	11,	4, 5	USED		SHEET 1	139:	0/	1


,	ITEM	PART NUMBER	DESCRIPTION		REFERENCE	QUANTITY/DASI	H. NO
	24	D51C 474 F5A	CAPACITOR .47 Mf 1	OOV	084	1	+
	-	CKR05BX104-1593		OOV	27,78	2	+
	36	CKR058X103K-1575		50V	C1, 2, 5	3	-
•		LSR13F685K-3024		35 V	612,67	2	+
	38	The second secon	Erri orion distrij	V	2/2,01	1-1-1	+
		633063-A1121 - H9	CAPACITOR 120 Pf	-	C4	1,111	-
,	40	1 41911 1	910		232	1	-
•	41	A1200	20		241	1, 1	+
	42	A1821	820		054	1/1	-
	43	A1301	300	-	230	1	+-
		833063-A1560-H9		12 - 1	C83	1;++++	+
•		CKR068X105K-1419			C/3	1, 1	-
	46	CANONE TITLE	SELECT AT TEST CAPACITOR	24	C47, C49		-
	47		SELECT AT TEST CAPACITOR		247, 249	2	+
		ADADMAK /INT- DO.	INTEGRATED CKT. CD4016		111	+,+++	-
)		204016AK/IN	INTEGRATED CKT. CD4016	21,757	LJ1	+++++	
	50	-UHOIOMAJIN					-
		47-101228-01	POT LOGE 6.7 N	111			-
	7	269		14	T1	1	
)	2	266	22.49	1	T2	1	
	53 54	231	42.13		73	1	
	55	263	74.45	-	74	1	
		260	316.6	-	75	1	
)	56		383.8		76	1	
	2	2,34	1.46	-	T1	1	4_
	58	267	41.44	-	L5	1	
	59	268	41.24		26	1	
)	60	264	73.29		48	1	
	61	265	89.95		29	1	
-	62	240-01	151.4		110	1	
I	63	241-01	105.4		L11	1	
)	64	241-02	107		L12	1	
ļ	65	261-01	175.9		214	1	
ļ	600	47-101262-01	POT CORE 316.6 M	H	L15	1	T
1			· . -		BY ,€.€.	ск.	
			ASS.		APR.	APR.	
1			NEXT		TITLE INPUT	AMP	
	REV	1 . **			BANDPAS	S FILTER	
	-		v	++-	PARTS LIST		REV
)			- ZO		P/L 6-10	25937	B
Ļ	EVELO	20 1110	USEO		SHEET 2	OF 3	

ITEM	- PART NUMBER	DESCRIPTION		REFERENCE	QUA	NTITY	/DASH.	. 1
67	47-101258-01	POT CORE 575.6 MA	, -	L17	+,+	-	++	+
3	- 259	633.2		413	1	-	1-1-	+
_	246	727		119	1	+	+-+-	\dashv
20	213	4.7		12	1	-	-	+
					1	-	++	+
_	47-101 248-01	POT CORE 72.2 MH		23	+'+			-
12					++		++	-
73	T4.1741111000	2,22,2		1010	+-	+	++	_
	JANTX/N483B	DIODE IN433B		CR1,2	2		\vdash	_
75					++		++	4
76	71.17.10.10.1				+-	-	\vdash	_
	JANTX2N2484	TRANSISTOR 2NZA 84		01,3	2	-	\vdash	
78	IANTX2N2605	TRANSITOR ZN2605		Q2,4,7	3	-	++	-
80	105937	ASSV	C1		R			-
81	105937	FAB	<i>C</i> 3	,	/			
82	105937	ARTWORK	D4	·	P			
83	105737	SCHEMATIC	D6		R			
54	и т	TERMINAL HUSMITH 2023	P, -		22			
-1	, =						1	
-T					$\top \top$	_	 	7
$\neg \uparrow$					$\dashv \dashv$	+	1	1
			-			-+-	1-	1
$\neg \uparrow$					+++	-	 	-
					++		+	-
$\neg \uparrow$					+		-	-
-+					++	+-		_
-+								-
-+					+++	-		_
					++			4
							1	
-		,					$\perp \perp$	
					$\perp \perp$			
_								
-								
				BY R.C.	СК			
		ASS		APR.	API	R.		
		TX I		TITLE INPUT BANDPA	AM.	P		
E.				PARTS LIS	T NUM	BER		R
-		N N		P/L 6-10	050	37		E
		USED	1 1 1			<u> </u>		



THIS DOCUMENT CONTAINS PROPERTIANS INFORMATION THAT MAY NOT BE DISCLOSED TO OTHERS, ELPRODUCED OF USED WITHOUT WEITTEN AUTHORITY FROM DIVILCO INC.) UI .>) RZS ui ** 2040% 102 7>) +12V-\$ 350a 42 P26 2 2 36) 2 B 2 V2484 21 CIS 67 4.4 202 .4518 0:24: Juf RIS 5/5/V2 2> 623 CR2 W4835 202 10000 20 R27 04 2 V2 6 0 5100 E 13 613 33 K CAL PB> R17 3100 22 3> \$... 47 4040 207 2507 .4" 154 2300 3.33 2.2 35 V A -0: 25. 25. # 22 501 NOTES: WESS OTHERW IE SPECIFIED 200 I ALL PESISTORS 1/3 N 5 15 WALLES IN CHUIS. 2. ALL CAPACITORS IN WHOLE CONSERS IN PROPER ALL CAPACITOR'S WILLESSMAL AFT IN MILPOPAPALL CAPACITORS ARE OF "HE OF TEPLOS SERES."


3 ALL POT CORES APE 8 25535 SERES AND VALUE ARE IN MILLIAFNESS 4> - 247 4 # SELECT AT TEST PUT CORE CASE TYP ALL POT CORES





ITEM	PART NUMBER	DESCRIPTION		REFERENCE	QUANTITY/DASH	1. N	
-1	RCROSG 102 JS.	RESISTOR 1/8 W 5%	1 K	R3-15	13	+	
-7	622 JS		6.2 K	R37.38	2	\dagger	
3	. 103 TS	1	IOK	R29-34	6	\top	
4	15375		15 K		. /	\forall	
5	303.75		30K	K40		T	
6	332 75		3.3 K	R35.35	2	\forall	
7	104.75		DDK	P1.2,54-28	7		
8	10575		IMA	R16-23	В		
9	RCR056 10155	RESISTOR 1/8W 5% 10	10 r	£39	/		
10		7					
11	State V	•					
12	or the grant of	TERMINAL H.H. SMITH 20	023B		75	_	
13							
14	MINTX2N2484 TRANSISTOR 2N2484			09-16	8		
15	INSING PER			Q1-B	8		
16	MK-5-1900/476						
17							
18	SS AGENT						
1	67				\top		
20	CSRIBF226K3026	CAFACITOR TANTALUM 224	f/35V	CZ	,		
	CKP:058X473K-1587	" CERAMIC .0474	,	c3	/		
22	CKROLBXIOSK-1419		150V	CI	/		
23	CKROS EX 103K-1575		1100V	C4-30	27		
24	a suit de la	,					
25							
26	100	• •					
27						-1	
28	1. 14						
29	1 4 min 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					\neg	
	TANTXINTS4A DIODE ZENER 681 11754A		4 A	CE2 \$3	2		
	TANTXVIN 964B 13V 11964B			CRI	/		
32	Thorton in a sign		-	24			
33	* * * * * *						
				BY A.W. 8-21-75 CK.			
1	\$ 3 mm \$ mm 5 12			APR.	APR. AJ //2./	11	
1 3	18 35 12 3 3	IX.		2121 5	IL COMMAND	_	
21.5	COUCTA COUCTA COUCTA COUCTA CO ASA	1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2			LINK		
REV GW/5	RODUCTION PELENSE PRODUCTION PELENSE PELENSE PELENSE PELENSE	· · · · ·	+++		T NUMBER	R	
1			P/L 6-105892- I				
14	10 0	950		SHEET /	OF 2	1	


ITEM	PART NUMBER	DESCRIPTIO	ON .	REFERENCE	QUAN	ITITY/I	DASH.	N
74	LT10K096	INDUCTOR	1 MH	LI	1	11		+
			•					T
36				7				1
37								I
38		atani ng Pamatikan Lautaniah						I
	M33510 /05202 ADC	INTERGRATED CIRCU	IT CD400IAH	1124	1			1
40	0500/ADC			(18,25,18,27,19,42,39,21	3			
41	0510MDC	ADC COULD BEADA	CD 4013 H		3			
42	0560IAFC	AFC COULD BEAFA	CD4017AK		3			
43	05704AFC /		CL4021AK	UII,12,6,7,29,3034,35	8			
	M38510/05003ADC		CD4023AK	4160	1			
45	CD 4029AK/IN"		CD4029AK	113,10,432,33,40	6			
46	CD 4034AKIN*	-OR-WO*	CD4034AK		4			
47	CO 4040 AK/IN*		CD4040AK		1			
	CD404ZAK/IN* 1		CD4042AK	115.20,23.41	4			
19	M28570/055021FC	AFC COULD BE	CD4049AK		2			
	M39510/05504AFC		CD4050AK	U22 ·	1			
						TT		1
			1					1
								1
		,						1
55	<i>1058</i> 97	A55V	· C1	,	R	11		1
56	105892	FAB	C3	5	1	\Box	\top	1
57	105892	ARTWORK	Di	1	R	$\top \top$		1
58	105392	SCHEMATIC	D:		R	\top	\top	1
	* * * * * * * * * * * * * * * * * * * *				$\dagger \dagger$	$\dagger \dagger$	\neg	1
1.1						1	_	1
. 'a :-						\top	\top	1
4: 4		:			\sqcap	\top		1
7.5	, a 2				\Box	++	_	1
12.	, ,		-		T	11	_	t
100		1	**		T	$\top \top$	_	1
- 1	4	,		1	TT	$\top \top$	\top	1
7				BY ANN 8-21-7	5 CK			1
			ASSY	APR.	APR			-
			NEXT	TITLE DIGITA			AND	,
>1	·		z	2101111	LINK			
REV	en and the second secon			PARTS LIST			F	R
-	7/86	***	8	P/L 6-10	58	92		Z
			USED					


.












ITEM	PART NUMBER	DESCRIPTION	REFERENCE QUANTITY/DASH.	N
	SV 15 TO THE STATE OF		Curvinge	+
C-	RCR05G-51175	RESISTOR 118W 5% 510 -	1 cony	+
3	513.75	51K	3 //	+
4	56475	560 K	5 2	+
5	30733			+
6	82375	52K	7 4	+
7	RCR054 51255	5.1K	8 4	1
8	ENCSOH3920FS	KOW 1% 392	12 6	1
	RCROSG 433JS	RESISTOR 18W 5% 42K	/3 24	1
10	273.75	27K	14 12	1
11.	10455	100K	15 6	1
12	RCR05G202JS	· 2K	I CHAN]
13	RNC50H 1272 FS .	RESISTOR KOW 1% 17.7 K	10 11	1
	RNC504 2491 FS	RESISTOR YOU 1% 2.47K	9 4	1
15				J
16	RNC50H 3012F5	RESISTOR YOW 1% 30.1x	4 24	J
17	RNC50H 1472FS	FESISTOR /20W 116 147K=	11,17 48	J
18				J
	RCR05G153JS	RESISTOR 13W 5% ISK	10 6	1
20	The state of the state of			J
21		TERMINAL H.H. SMITH 2023 B	40	J
22				1
23	Alexander .			J
24	JANTX ZNZ920	TRANSISTOR 2NEGRO	7 st 3c	J
25	JANTX2N2484-	TRANSISTOR CN: 484	25 48	1
26:	x. x 15 77 . x 1 - 1	20		1
27	Contract Test and a			1
28	CD404GOAKINA	INTERGRATED CIRCUIT CDADWOAK	30 6	1
Z9.	-OR- W/0*			1
30	06-105927	SCHEMATIC	R	1
31	CI-105929	155Y DUXT	R	J
32	C3-105919	FAB DUIG	/ /	J
33	24-105929	ARTUNK	R	J
15	15c 1 1 13	3	BY MON 3-20-17 CK.	
13	PRESIDENTE STRONG STRON	S 22 2	APR. APR. APR. APR. APR.	5
10	WONE PRESENTE ENG UP-ONTE POISTS PELENKE PROUNCTION RELENSE BA	1928 1928 1978 1978 1978	TITLE PROGRAMMINESE	
REVI	PROUNT PR	2 0 1	GNN ATT	_
2	3 3 8 4 8 5	PEC	1	RI
1				۶
1	1000	12 17 182	SHEET / OF 2	

ITEM	PART NUMBER	DESCRIPT	DESCRIPTION				QUANTITY/DASH. NO.				
				REFERENCE	- /			-			
		CAPACITOR TANTALUA	1 63/1/15	37	10	+-	-	+			
- 4	C5R13F476K-3032	,	42.H/35V	36	6	+-	-	+			
	(KIDS8X470K-1333		-17 pt	39	6	++	-	+			
	(以OSBXISIK-1342	" (C. C. C	150pt	36	6	++		+			
38	CKRX6BX 224 K-1356	CAPACITOR CERAMIC		34	6	++		1			
59	CKROGEX105K-1419	" "	Lut /504	35	18	+		\perp			
40						+	-	\perp			
4/					-	++		+			
42	LTIOK 227	INDUCTOR 100	21H	44	/2	++	-	+			
43					11	+		1			
44	The Control				1	1.	=	1			
45				<u> </u>	$\bot\bot$	\perp	<u> </u>	\perp			
46	1.							1			
47								1			
49	* -										
49	** · · · · · · · · · · · · · · · · · ·		Y.								
50		,						T			
	1					11		T			
\	* ,					\top		T			
	1 v	1.				\top		T			
						11		十			
					++-	-11	-	+-			
					+++	11		\dagger			
- ;					+	+	_	+			
-	,	,	,		++	++		+			
, .				 	++	++		Ť			
,				 	++-	++		+			
	, .	9,4			++	++	+-	+			
		87			++-	++		+			
		378				++		+			
		80.3	2 3			+		+			
-		¥	2.6					+			
			· -		++	-	-	+			
				44114 022							
	· · · · · · · · · · · · · · · · · · ·		5	BY MON 8-10-7.							
ı				APR.	APR						
REVIC			X	TITLE PROSIK	MAP						
~			z o	PARTS LIS	NUM TO	BER 29		RE			
				P/L 6-10				_			
EVE			usto	SHEET 2	OF	2					



THIS DOCUMENT CONTAINS PROPRIETARY THIS DOCUMENT CONTINUES OF STREET OF STREET

51 K

CHI

2

3

4

5

A 3

C

D

510

SUKIN SICE

324

(


(

NOTES (UNIESS OTHERWISE SPECIFIED)

- A ALL RESISTORS US W. 5%. HUES IN SIMIS.
- 2. ALL CAPACITOR . ILUES ICE IN ME.
- 3 OSE SEE CERIS.
- A CASE SIZE CROS OR CROS.
 - 5 REF NUMBERS NOT USED 18 7/16.18.17.17.29 31-33.40-42.45.44

278 1465

235



_	-				1	1	1	1		1		1 1		1	1			1 !		!	: !	- 1		
46	*	24		518	35/2/2	SUCK		2:4	5.1 K	7.328	13	136	17	J:K	27X	ISCK.	-54	J K						
		1			1	1				1								T						
	REF	124	25	26	27	28	29	1 30	31	12	33	34	33	23	37	25	177	40		JZ.	45	44	45	4.
HI	A	202320	1.742					(04244				.22 T	1.37	Ser, Sav	* 75	200	3 15	1				AT L "		
2	8																-							
3																								
4	D					1																		
5	E	1															1		1	1				
46	F	27.370	V'141		1			10426		1		22/23	1100	m1/57	1 1/w,	110	47.05		1			200.41		


93 35 35 3


ITEM	PA	RT NUMBER	14		DESCRI	PTION		REFERENCE	QUANTITY	/DASH
1	PN	50H 6042 FS	RESI	STOR	low	1%	60.4 H	RI.	/	
2		6982	1000	500			69.8K		2	
3	0.40	8062	CARL N		w		80.6 K		2	144 1
4	101	8252			1 1		82.5K		2	
5.	PACE	OH 1003 FS	RESI	STOR	1/0 W	1%	ICOK	R 26,88	2	
		50H1872 F5	200		YOW	1%	19.7K	R97	/	<i>l</i> .
		50H750IF5		F Q	110W	1%	7.5K	£93	1	$\top \top$
8	RJ - 2	6BW103			VARIA	BLE		E19	1 .	7
		26 BW 503		- 10° x	, x 6.	***	50H	RZ3	1	
10	RJ :	26BW 104	100				100K	RZI,RZO	2	
		6EW 203		V. A			20K		1	
12	RJ. Z	26BW 254			VARIA	BIE	250K	R24	1	
13	RNC.	50H 2492 FS	RESI	STOR	1/OW	1%	24.9K	R27.51	2	
14	117	55H 1503	1000	11)	1 .		150K	R29	1	
15		55H3OB	A 112		0.		301K	R25,26.32	3	
16		50H2Z11	. 7	5			2.21K	R59.40, 11, 42 13,44	6	
17		2002	1 1			-	20K	K33 THELL K38	6	
18	111	4642		821		.	46.4K	R46	/	
.9	RNC	50H4992 FS	1277	* u = u	HOW	190	49.9K		1	
20	ACA	05610675	5 a 60 c 2 5 c		18W	5%	IDM	RIA THRURIS	6	
		50H1782F5		2111	HOW	190	17.8K	R50	1	
22	RNC	SCH3572FS	*/ . * .		" "	3N '	35.7K	R52, R95	2	
		05662755		A 1	18W	5%	6.2K	FB9	1	
24	RCR	05647515	-		- 1		4.7M	257	1	
25	RCR	05615375		-		1.	15K	R58	1	
26	RCR	05630175		•	7. is		3000	£59 · ·	/	
27	RCA	R056105JS	1.9		18W	5%	IM	156	/	
28	RNC	SOHISOIFS		1	110W	1%	1.5K	KGO	/	
.29	RNC	50H6191F5	100	1	recw	190		R96	/	
30	RNC	55HG04ZFS			HOW	1%	GXAK		1	
31	RCR	05624275			13W	.5%	2.4K	563,64	2	
		05610375			frow	5%	10K	R62	1	
33	RNC	SOH 4027FS	RESIS	STOR	110 W	176	40.0K	RIS THRU RID	5	
	u l	h. h	12	. 20	>			BY MON 9-19-75	CK.	
_ 5	15	是心 医亲	183	43	3	ASSY		APR.	APR	1126
, 5	75	CP 120-735 10-735 1117-1111 1117-11111 1117-111111111111	22	3 3	25	NEXT		TITLE VCO 7	CUTFU.	7. 1
REVIE	9-20-1	10-15 10-15 11-24-11 545-11 888-11	38	020	2.0				IFIER	
2	3	ENG.	RON	AICH AICH	82.5	Z	1111	PARTS LIST		
-	-		+			O O O O		P/L 105	930	1.7


- 1	TEM	PART NUMBER	DESCRIPTION	REFERENCE	QUANTITY/DASH. NO
L			(4)	THE ENERGY	
r	34		HOSY DOVO -		R
1]	C3-105930	FAB DWG		1/1
-	36	Do-105930	SCHEMATIC		R
-	37	D4-105930	ARTWORK		R
_	38	a villamini ta		* E F	
	39		TERMINAL H. H. SMITH 2023B	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	34
	40				+++++
1	41				
1	42	The state of the state of			
	43	The state of the s		s, ***	
» [44	25 77 Marie		U. 4 (4) (4) (4) (4)	
1	45				
1	46	RCR054243J5	RESISTOR NOW 5% 24K	R99	/
1	17	RCR05G202 J5	RESISTOR 18W 5 % ZK	R93	/
	48	RCR050101 J5	100 2	R92.	/
	49	RCR056104 JS	100K	RIV.12,13,47,48,61	/ /2
	50.	RCR05G 200 J5	RESISTOR YBW 5% 2012	£90,91	2
Ţ	51	E330634/390-H9	CAPACITOR FOLYPROPYLONES9 PT	CZ3	/
1	7	CYR 41E510G	CAPACITOR GLASS 51 PF	C/0.11.13	3
L	23	CYR41E181G	GLASS 18014	C12,14.15	3
	54	B33063-AGCI-H9	POLYPROPYLENE GOOPF	C22	/
	55	AISO	- 560Pf	C27	1
•	56	A1301	3CDP+	C20.37,25	3
1	57				
_					
- 1	58		510pf	C45	1/
<u> </u>		A1511	PULIPROPILENE 1500+	C45	/
	59		POLYPROPYLENE 150pt	(18,33.34	3 /
•	59	A1511 B3308:A1151-H7 DSIC183 FSA	POLYPROPYLENE 150pt TEFLON .018 ut	C18,33.34 C33	/
•	59 60 61	######################################	POLYPROPYLENE 150pt TEFLON .018 uf	(18,33.34 (39 (24,36	2
•	59 60	A1511 B3308:A1151- H3 DSIC1B3 FSA 172 472	POLYPROPILENE 150pt TEFLON .018 uf .0012 .0047	(18,33.34 (33 (24,36 (30.38	2 2
•	59 60 61 62	A1511 B3308:A1151- H 7 D51C183 FSA 172 472 272	POLYPROPYLENE 150pt 7EFLON .018 uf .0012 .0047 .0072	(18,33.34 (33 (24,36 (30.38 (26,29	2
	59 60 61 62 63 64	### A1511 #################################	POLYPROPYLENE 150pt TEFLON .018f .0012 .0047 .0022 .0082	(18,33.34 (39) (24,36) (30.38 (26,29) (31	2 2
	59 60 61 62 63 64 65	A1511 E3308-A1151- H 7 D51C183 FSA 172 472 272 872 D51C102 FSA	POLYPROPYLENE 150pt TEFLON .018 uf .0012 .0047 .0022 .0022 .0032 .0032	(18,33.34 (39 (24,36 (30.38 (26,29 (31	2 2
	59 60 61 62 63 64 65	A1511 E3308-A1151- H 7 D51C183 FSA 172 472 272 872 D51C102 FSA	POLYPROPYLENE 150pt TEFLON .018f .0012 .0047 .0022 .0082	(18,3334 (39 (24,36 (3038 (26,29 (31 (28 (40	/ 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	59 60 61 62 63 64 65	### ##################################	POLYPROPYLENE 150pt TEFLON .018f .0012 .0047 .0022 .0022 .0032 CAPACITOR TEFLONI .0014 CHIPICITOR POLYPROPYLENE 680PF	C18,33.34 C39 C24,36 C30.38 C26,29 C31 C28 C40 BY MONT 9-17-1	/ 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	59 60 61 62 63 64 65	### ##################################	POLYPROPYLENE 150pt TEFLON .018f .0012 .0047 .0022 .0022 .0082 CAPACITOR TEFLONI .0014f CHITICITOR FOLYPROPYLENE GROPF	C18,33.34 C39 C24, 36 C30.38 C26,29 C31 C28 C40 BY MEAT 9-17-1	/ 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	59 60 61 62 63 64 65 66	### ##################################	POLYPROPYLENE 150pt TEFLON .018f .0012 .0047 .0022 .0022 .0082 CAPACITOR TEFLONI .0014f CHITICITOR FOLYPROPYLENE GROPF	C18,33.34 C39 C24, 36 C30.38 C26,29 C31 C28 C40 BY MONT 9-17-7 APR. TITLE VCC:	/ 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	59 60 61 62 63 64 65	### ##################################	POLYPROPYLENE 150pt TEFLON .018f .0012 .0047 .0022 .0022 .0082 CAPACITOR TEFLONI .0014f CHITICITOR FOLYPROPYLENE GROPF	C18,33.34 C39 C24, 36 C30.38 C26,29 C31 C28 C40 BY MONT 9-17-7 APR. TITLE VCC:	
	59 60 61 62 63 64 65 66	### ##################################	POLYPROPYLENE 150pt TEFLON .018f .0012 .0047 .0022 .0082 .0082 CAPACITOR TEFLONI .0014f CHIPICITOR POLYPROPYLENE 680pF	C18,33.34 C39 C24,36 C30.38 C26,29 C31 C28 C40 BY AKAI 9-17-1 APR. TITLE VCC: AMI	

TEM	PART NUMBER	DESCR	IPTION	REFERENCE	QUANT	ITY/DASH	. N
	CKR058X103K-1575	CAPACITOR CER	RANIC .OL	At C5 THRU 9.42	12	+++	+
2			FLON .OZA		2	$\Box \Box$	\dagger
4	DSICZOSFSA				2	+++	+
70	CKROSEXIO4K-1593			c67	1/	+++	+
	PC26	CHPACITOR .	o-lopi	201	++	 	+
7/	. Martin based for		771/11/11/11/11/11	52.15	-	++-	+
	CSR13F665K-3024	CAPACITOR, TAN			3	+++	+
73 74	CSR139475K-308B	CAPACITOR, TANTA	LUM 4.LUT 30	01 61,62	12	+++	\dashv
_		5004 - 170 P 551			-	+++	-
75		CAPACITOR, SEL	ECTATIES		+3	+++	+
76 77				35	++-	+++	+
	*****				++-	+++	+
78 79					+-+-	+++	+
					++	+++	-
80	Service Miles (M.)				++	+++	ᆛ
81	CDADAL ANIMA -OR-	INTERGATED CIRCO	T 4046		6	+++	\dashv
				NI THRUG		+++	\dashv
	COADIGAK/IN WO		9016	17.8,12	3	+++	-
	M38510/05101 ADC-A		40/3	19	+;+-	+++	\dashv
	M33510 / 05301ADC -		CD4007	A10	1/	+-+-	\dashv
	COADADAKINA NÃO	INTERGRATED CI	RCUIT 4040	1//	+	+	\dashv
87						+++	\dashv
88					+-		-
89	JANTX ZNZ484	TRANSISTOR	2N2484	Q1.12	2	+++	-
	JANTX ZNZ605		ZN2605	· Q2.13	2		_
21	34.46	, ,			+	+++	_
92	Y"-1				+	+++	_
93	1 1 2 1					+++	_
94		, '			11	$\sqcup \sqcup$	_
95	71.4				1	$\sqcup \sqcup$	
96	** 3* , * , * , * , * , * , * , * , * ,					$\sqcup \sqcup$	_
97	* * * * * * * * * * * * * * * * * * * *					1-1-1	_
98	JANTXVIN964B	DIOUE	IN 364B	CR: THRUS	5	$\sqcup \sqcup$	
99	JANIX IN482B	DIODE	IN4832	3 (2.13.14	2	للل	
1	al continues of		··· -	BY MM 9-19-7	S CK.		
			8	APR.	APR.		
			NA NA	TITLE VCO S			
E.	4 2 2	•			CLIFIL		_
~	~		2	PARTS LIS			R
-			, z	P/L 10.	5930)	1
	3	*	USID	SHEET 3	OF 4-		

ITEM	PART NUMBER	DESCRIP	TION	REFERENCE	QUANTITY/DASH. NO
1	101215-01	TRANSFORMER		71	1,1111
71 .			, d a		
102 4	7-101216-01	INDUCTOR	1.172 MH	15	1/
103	1 217-01		2.345	160	/
104	28-01		4.69	17	/
105	219-01		9.38 -	18	/
100	220-01		18.76	19	1
107	221-01		37.5 MH	110	/
108	222-01		313 NH	111918	2.
109	223-01		625	112	/
110	224-01		1.25 MH	113	/
111	225-01		2.50 MH	114	1
112	226-01	1	.5 MH	115	1
1134	7-101227-01	INDUCTOR	10 MH	LILO	1
114	LTIOKO96	INDUCTOR	1 MH	12,14	2
115	47-101249-01	INDUCTOR	35.2 MH	119	/
116	LTIOK227	INDUCTOR YZW	100 MH	11,13	2
(1	*		
1					
119	* ×				
120			-		
	1 4				
	*				
	,				
				1	
		/			
\neg				 	
丁				BY ANA 9-197	45 CK
		č		APR.	APR.
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		= CUTAUT
REVISION			ž	,	PUFIER
RE				PARTS LIS	T NUMBER RE
_			8		5930 F
			0.850	SHEET -	









Develco, Inc. 404 Tasman Dr., Sunnyvale, CA 94086 Phone (408) 734-5700 TWX 910-339-9295

Report No. 983-761208

DATA CONVERTER/SPACECRAFT COMMAND SIMULATOR (106075-01)

GROUND SUPPOR) EQUIPMENT FOR THE

HELLIWELL VLF WAVE EXPERIMENT SPACECRAFT RECEIVER

Prepared for:

Radioscience Laboratory Stanford University Stanford, CA 94305

Under:

Subcontract No. PR2006

CONTENTS

- INTRODUCTION
- 2. ANALOG SECTION
- 3. DIGITAL SECTION
 - 3.1 Connectors
 - 3.2 Connector Interface
- 4. ANALOG CIRCUIT DESCRIPTIONS
 - 4.1 Input Buffer
 - 4.2 Discriminator
 - 4.3 HK Discriminator
 - 4.4 Summary Amplifier
 - 4.5 Detector
 - 4.6 Meter Amplifier
- 5. DIGITAL CIRCUIT DESCRIPTIONS
 - 5.1 Display Board for HEM GSE
 - 5.2 HEM GSE Display MUX and Digital Telemetry Command Timing
 - 5.3 HEM GSE Telemetry and Decoding Logic
 - 5.4 GSE Code Transmitter Simulator

LIST OF TABLES

- Table 1 Front Panel Controls, Data Converter/Spacecraft Simulator
- Table 2 Glossary
- Table 3 Housekeeping Data
- Table 4 4-Word by 8-Bit Data Format
- Table 5 4-Bit Serial Data (8-Word by 4-Bit)
- Table 6 Analog Telemetry Word Format
- Table 7 Command Word Format

LIST OF FIGURES

- Figure 1 Data Converter/Spacecraft Command Simulator
- Figure 2 GSE Interface

1

- Figure 3 Experiment GSE Interface
- Figure 4 Block Diagram of Digital Section of ATM GSE Data Converter/ Spacecraft Simulator
- Figure 5 Display Board
- Figure 6 Display Multiplexer and Digital Telemetry Timing
- Figure 7 Telemetry and Decoding Logic
- Figure 8 Command Word Simulator

LIST OF DRAWINGS AND PARTS LISTS

	¥
P/L 106075-01	DATA CONVERTER
3-106073	Front Panel
P/L 106082-01	DISPLAY BOARD FOR HEM GSE AND FRONT PANEL INTERCONNECT
6-106082	Display Board for HEM GSE and Front Panel Interconnect, Schematic and Assembly
6-105948	Backplane Interconnect
7-105945	Analog Block Diagram
P/L 105953	GSE CODE TRANSMITTER SIMULATOR
6-105953	GSE Code Transmitter Simulator, Schematic
P/L 105896	HEM GSE TELEMETRY LOGIC AND DECODING LOGIC.
6-105896	HEM GSE Telemetry Logic and Decoding Logic, Schematic
P/L 105894	HEM GSE DISPLAY MUX AND DIGITAL TELEMETRY COMMAND TIMING LOGIC
6-105894	HEM GSE Display MUX and Digital Telemetry Command Timing Logic, Schematic
P/L 105939	SUMMING AMPLIFIER
6-105939	Summing Amplifier, Schematic
P/L 105940	INPUT BUFFER AND CHANNEL 6 kHz
6-105940	Input Buffer and Channel 6 kHz, Schematic
P/L 105941	HOUSEKEEPING DISCRIMINATOR
6-105941	Housekeeping Discriminator, Schematic
P/L 105942	DISCRIMINATOR
6-105942	Discriminator, Schematic
P/L 105943	METER AMPLIFIER
6-105943	Meter Amplifier, Schematic
P/L 105944	DETECTOR AND CLOCK GENERATOR
6-105944	Detector and Clock Generator, Schematic

INTRODUCTION

This report describes the Ground Support Equipment (GSE) used to test the Helliwell VLF Wave Experiment spacecraft electronics.


The GSE will permit prelaunch operations, testing and telemetry data conversion for the VLF receiver unit. The GSE is capable of providing the following:

- A. Power and power switching to operate the receiving system.
- B. Command legic compatible with the spacecraft command word to operate all receiver command functions.
- C. Test signals for the receiver.
- D. Discriminators and a decoder as required to process the telemetered data, with a metered output, for recording the 1-32 kHz spectral response information.
- E. Protective circuitry to prevent spacecraft receiver system damage due to GSE malfunctions such as overvoltage and grounding.

The GSE is powered by 115 volts at 60 hertz with a third ground wire and three-prong power plug. It is housed in a rugged portable case with a removable cover for protection of the controls, indicators, and connectors. The front panel for the GSE is shown in Figure 1. The front panel controls and indicators are described in Table 1.

The GSE is basically composed to two sections: a digital section and an analog section.

Three modular type power supplies are used for the GSE: one 6 volt, one 12 volt, and one 28 volt. The 28-volt power supply is also used to power the HEM VLF receiver.



DATA CONVERTER/SPACECRAFT COMMAND SIMULATOR

FIGURE 1

TABLE 1

FRONT PANEL CONTROLS DATA CONVERTER/SPACECRAFT SIMULATOR

(

FIG		
1 REF	DESIGNATION	DESCRIPTION
1	FSY (frame sync)	LED indicator. During monitoring of analog telemetry data it indicates frame sync after receiving a complete telemetry message successfully. Telemetry data is updated when the FSY turns on.
2	MSY (marker sync)	LED indicator. During monitoring of analog telemetry data it indicates the 8 MSY bits in each of 8 6-bit words.
3	NOTCH ON	LED indicator. The 44th bit in the telemetry message. When the LED is on, the 20 kHz notch filter is on.
4	CAL	LED indicator. The 21st bit in the telemetry message. When the LED is on, the experiment is in the Calibrate mode.
5	AUTO GAIN	LED indicators, one for each of six chan- nels. Illuminated LED indicates that channel is in the automatic gain mode.
6	ON	LED indicators, one for each of six channels. Illuminated LED indicates that output is summed into the Analog Telemetry link.
7	TELEMETRY WORD (gain setting display)	Single-digit display, one for each of 6 channels. Indicates the amplifier gain setting is dBx10 in a range of 0-7x10 dB.
8	DISPLAY	3-position switch. Selects one of 3 words to be displayed on the Telemetry Data display.
	CM	Displays the command word as seen by the experiment's command word register.
	DT	Displays the Digital Telemetry Word as transmitted by the Digital Telemetry register of the experiment.
	AT	Displays Analog Telemetry data from the Analog Telemetry register. The form the data is in when monitored will be function of the Analog Telemetry Form switch.

TABLE 1 (CONTINUED)

	FIG		¥ ²
	REF	DESIGNATION	DESCRIPTION
(9	ANALOG TELEMETRY FORM	3-position switch. When the DISPLAY switch is in the AT position, this switch selects the point at which data is monitored.
		NRZ	Monitors the "Non-Return-to-Zero" data from the output of the Analog Telemetry Register.
		CODED	Monitors the data in digital form after it has been encoded.
C		MOD	Monitors data from the analog demodulator as would be done in flight.
	10	XMIT CW	Momentary pushbutton. When pressed, the Command Word set on the front panel will be transmitted to the experiment.
6	11	Digital Signal Monitor	BNC test points for troubleshooting. The signals are only time and "1" and "0" level relative and are not absolute level relative signals.
C		OB	Monitors the "l" coded bit from either the demodulated or coded signal depending on the position of the AT Form switch [9].
		ZB	Monitors the "O" coded bit under the same conditions at OB.
		MCL	Monitors the CCL, DCL or ACL depending on the position of switch [8].
		MDI	Monitors the serial data CDI, DDO, or decoded ADO as determined by switch [8].
		MPT	Monitors the CEN, DPT or ESY depending on the position of switch [8].
-	12	GAIN	Thumbwheel switch, one for each of six channels. Sets the gain bits in the command word for the respective channels. Represents gain in dBx10.
1 2 . 4			

TALBE 1 (CONTINUED)

FIG 1		
REF	DESIGNATION	DESCRIPTION
13	AUTO/MANUAL	2-position toggle switches, one for each of six channels. Sets the state of the auto/manual bit in the command word for the respective channels.
	AUTO	The gain of the channel will be deter- mined internal to the experiment.
	MANUAL	The gain will be set to the setting in the appropriate thumbwheel switch.
14	CHANNEL ON/OFF	2-position toggle switch, one for each of 6 channels. Sets the state of the on/off bit in the command word for the appropriate channel.
	ON	The output of the channel is summed in the Analog Telemetry signal.
	OFF	The channel functions but its output is not summed into the telemetry signal.
15	CAL ON/OFF	2-position toggle switch. Set the CAL bit in the command word.
16	NOTCH ON/OFF	2-position toggle switch. Sets the 20 kHz notch filter on/off bit in the command word.
17	RDN ON/OFF	2-position toggle switch. Determines if the command word will be transmitted redundantly.
18	LINE 1/2	2-position toggle switch. Selects which pair of redundant lines the signal will be transmitted over when the RDN switch is in the OFF position.
19	INPUT MONITOR	8-position switch selects any one or all input subcarriers for the scaled peak detector meter. BNC is connected in parallel for external monitor.
	TLM	Monitors the sum of all subcarriers
	384	Monitors the subcarrier with f _o = 384 kHz

TABLE 1 (CONTINUED)

FIG		
1 REF	DESIGNATION	DESCRIPTION
	192	Monitors the subcarrier with $f_0 = 192 \text{ kHz}$
	96	Monitors the subcarrier with $f_0 = 96 \text{ kHz}$
	48	Monitors the subcarrier with $f_0 = 48 \text{ kHz}$
	24	Monitors the subcarrier with $f_0 = 24 \text{ kHz}$
	12	Monitors the subcarrier with $f_0 = 12 \text{ kHz}$ (Housekeeping)
	NB	Monitors the 5 kHz narrowband incoming signal.
20	OUTPUT MONITOR	8-position switch selects any one or all output signals for the scaled peak detector meter. BNC is connected in parallel for external monitor or measurement.
	32	Monitors the 16-32 kHz signal channel
	16	Monitors the 8-16 kHz signal channel
	8	Monitors the 4-8 kHz signal channel
	4	Monitors the 2-4 kHz signal channel
	2	Monitors the 1-2 kHz signal channel
	DIV	Monitors the divided HK subcarrier signal
	НК	Monitors the trilevel housekeeping data
	SUM	Monitors the summed signals
21	ANALOG BNC MONITOR	BNC test points for troubleshooting
	TLM	The incoming subcarriers at the buffer output
	нк	Trilevel housekeeping data
	SYN	The output signal of the summing ampli- fier
	CLK	96 kHz

TABLE 1 (CONTINUED)

FIG		
REF	DESIGNATION	DESCRIPTION
22	CARRIER INFORMATION	
	CARRIER INDICATORS	Indicates which carrier frequencies have been detected
	AMPLIFIER SWITCHES	3-position switch
	ON	Channel is turned on
	AUTO	Channel is turned on if carrier is detected
	OFF	Channel is turned off
	CARRIER MONITORS	Monitors same information as described in Reference 20

2. ANALOG SECTION

A block diagram of the data converter is shown in Drawing 7-105945. The incoming signal is transformer coupled to the buffer amplifier. The buffer amplifier has a gain of 14 dB, giving an overall gain of 7 dB referred to the input of the isolation transformer. The output of the buffer amplifier drives an array of six frequency discriminators, and a 6-kHz narrowband 2-pole filter.

Each discriminator board contains an input bandpass filter, a buffer stage immediately following the bandpass filter for subcarrier monitoring, a phase-locked-loop discriminator, a low pass filter and a highpass filter. The high pass filter for the HK discriminator is deleted, since it has little effect in the perfermance in the circuit. A phase-locked-loop type discriminator is used because it is compatible to the VCO type used in the Helliwell receiver; hence, linearity improves: In addition, this type of discriminator provides carrier phase detection.

An array of seven analog switches is used to connect the outputs of the analog discriminators, the divided HK subcarrier, and the 6-kHz narrow-band input to the current summing output amplifier. The analog switch used for the 6-kHz narrowband input is always on; the other switches are gated by their respective channel carrier detectors. Provision to over-ride the carrier detect gate is also incorporated.

The discriminated tristate data from the HK discriminator is fed to Detector Board 105944 along with the HK subcarrier. The tristate data is converted to 2-line code with CMOS logic level for the HK decoder. The HK subcarrier is divided down 20 times and then fed to the summing amplifier; the HK subcarrier synthesizes the 96-kHz VCO so that the frequency of the master oscillator inside the HEM receiver can be monitored.

Two meter circuits are included in the HEM GSE to provide a fast functional check of the HEM receiver.

One meter circuit is a peak-detection type and it is used to monitor the telemetry and subcarrier signal. The other meter circuit is a true-RMS type and it monitors the discriminated signals and the summing output.

Functions 19 to 22 of Table 1 (front panel controls and indicators) describe the operation and testing capabilities of the analog section.

3. DIGITAL SECTION

.

į

The purpose of the digital section of the GSE is to provide the following functions (refer to Figure 4 for a block diagram of the digital section):


- A. Spacecraft signal simulation and controls to demonstrate that the experiment functions properly and reliably during the bench test prior to spacecraft integration.
- B. Selectable monitoring of key points for display in the digital electronic circuits during spacecraft integration for the purpose of general troubleshooting. The monitoring points include:

 (a) Command Word transmitted by the spacecraft computer, (b) Digital Telemetry Word transmitted to the computer, and (c) Analog Telemetry Word at 3 points in the coding and decoding process.

A list of abbreviations used in both the experiment and GSE digital circuitry is contained in Table 2. Functions 1 through 18 of Table 1 (front panel controls and indicators) basically describe the operation and testing capabilities of the digital section.

3.1 CONNECTORS

Two connectors are provided on the GSE for use during spacecraft integration and/or bench test prior to integration: the Test Monitor connector and the Spacecraft Simulator connector. When the Spacecraft Simulator cable is connected during bench test, the Analog Telemetry Data (ADO) will be monitored from the spacecraft connector. During spacecraft integration, this connector will not be used and ADO will be monitored via the test connector. When the test connector cable is connected, the front panel selector switches are enabled and Telemetry Data may be monitored as selected. After completion of integration, the GSE may be used as a data monitoring unit.



(

(

FIGURE 2
GSE INTERFACE

TABLE 2

GLOSSARY

t

ACL	Analog Telemetry Clock	RDN	Redundancy
ADI	Analog Telemetry Data In	TST	Test
AD0	Analog Telemetry Data Out		
AGA	Amplifier Gain - A Bit (10 dB)	•	
AGB	Amplifier Gain - B Bit (20 dB)		
AGC	Amplifier Gain - C Bit (40 dB)		
AOB	Analog Telemetry One Bit		
AOC	Amplifier ON/OFF Control		
ASI	Power Monitor		
AT	Analog Telemetry		
AZB	Analog Telemetry Zero Bit		
CCD	Counter Count Down	•	•
CCL	Command Word Clock		
CCU	Counter Count Up		
CDI	Command Word Data In		
CDO	Command Word Data Out		
CEN	Command Word Envelope		
CPJ	Command Word Parallel Jam		
CPT	Command Word Parallel Transfer		
CST	Command Word Serial Transfer		
CM	Command Word		
DCL	Digital Telemetry Clock		
DDI	Digital Telemetry Data In		
DDO	Digital Telemetry Data Out		
DEN	Digital Envelope		
DPT	Digital Telemetry Parallel Transfer		
DT	Digital Telemetry		
FOB	Frequency Demodulated One Bit		
ESY	Frame Sync		
FZB	Frequency Demodulated Zero Bit		
MCL	Monitor Data Clock		
MDI	Monitor Data In		
MPT	Monitor Data Parallel Transfer		
MSY	Marker Sync		

3.2 CONNECTOR INTERFACE

All test connector signals (including common) are terminated with a series 1-kilohm resistor at the experiment. The signals are diode blocked and returned through 100 kilohm resistors at the GSE. Refer to Figure 2.

The experiment/GSE interface is designed to meet the requirements of ISEE-733-74-001, Revision B. Refer to Figure 3.





FIGURE 3
EXPERIMENT GSE INTERFACE



(

:

(

(

(

70117

BLOCK DIAGRAM FOR DIGITAL SECTION OF HEM GSE

4. ANALOG CIRCUIT DESCRIPTION

(

The following describes the analog circuits in the GSE. Refer to Drawing 105945 for a complete block diagram of all the analog circuits. Drawing 105948 is the backplane interconnect wiring for all the boards and the front panel connectors.

4.1 INPUT BUFFER - Drawing 6-105940 (Board 1)

Transformer T1 couples the incoming TLM signal to Amplifier U1. Amplifier U1 has a gain of 14 dB, giving an overall gain of 7 dB including the 7-dB loss of the transformer. The maximum input level without suffering severe distortions is 7 volts peak to peak. The output is ac coupled to the discriminators through Pin 2, named BFR, and dc coupled to the 6-kHz filter. Two resistors attenuate the BFR signal which is then fed to Pin 1 for monitoring purposes.

The 6-kHz filter has a bandwidth of 1 kHz, and an insertion loss of 6 dB; it is buffered by device U2 and then brought out to three places - TP8, RD8 and NB out. 100-ohm isolation resistors are used at the output of U2.

The remaining circuitry on Board 1 includes U3 and Q1. The function of this circuitry is to generate two reference voltages. One of the voltages is 6 volts and named Sig Com, while the other one is 6-7 volts and named V_{\perp} .

4.2 DISCRIMINATOR - Drawing 6-105942 (Boards 2-6)

Board 2 to Board 6 are the discriminator boards, and they share a common schematic since their circuitry configuration is identical. The main difference among the discriminator boards is their center frequencies which are spaced an octave apart starting at 24 kHz.

Each discriminator board has a three-pole, 1-dB ripple, Tchebychev bandpass input. This filter has a bandwidth of one-fourth of its center frequency and an insertion loss of 6 dB. Transistor 2N2484 buffers the filter for monitoring purposes at Pin 4. The buffered output from the 2N2484 is also capacitor coupled to limiter 1A. 1A is a CA3080 having a gain of 40 dB. A small hysteresis is also included for 1A.

2A is a CD4046 CMOS phase lock loop device. This device has two phase comparators and one voltage controlled oscillator. Capacitor C_0 and the combination resistance of R1 and R2 set up the free running frequency of the VCO. The output of the VCO is tied to one input of phase comparator No. 1, while the remaining input receives the incoming signal from the Limiter 1A. The output voltage of phase comparator 1 is integrated by D10 then fed back to the VCO. With this closed-loop configuration, comparator 1 will force the VCO to phase track the incoming signal, giving a conversion gain of 6 V/fc. Further description of this PLL can be found in RCA Application Note

Phase Comparator 2 is used for carrier detection. When the VCO is phase locked to the incoming signal, the output of phase comparator 2 will be a 75% duty cycle pulse; if not, its output will have an average duty cycle of 50%. Voltage comparator 3A, CA3080, detects the average output voltage of phase comparator 2. The output of 3A will become true, whenever the duty cycle of phase comparator 2 output exceedes 65%. The output of 3A is isolated by two 30 K resistors and brought out at Pin 12 and 13 to drive a front panel mounted LED and the analog switch for the summing amplifier on Board 8.

Post filtering for the PLL discriminator is performed by op-amps 4A and 5A (CA3094). 4A is configured as a 3-pole, 1-dB ripple, Tcheby-chev low pass filter, while 5A is configured as a 2-pole, 1-dB ripple, Tchebychev high pass. The drive capacity of the CA3094 is high enough to drive a 50-ohm load with 10 dB loss. The output of 5A is brought to Pins 16. 17, and 18 through 100-ohm resistors for the summing amplifier and the monitor circuitry.

4.3 HK DISCRIMINATOR - Drawing 6-105941 (Board 7)

(

The housekeeping discriminator is very similar to the other five discriminators with the following differences: the center frequency of the HK discriminator is 12 kHz; the bandwidth of the input 3-pole filter is 4 kHz, that is, one-third of center frequency.

The low pass filter is a 3-pole Bessel filter with the cut-off frequency at 40 Hz. The high pass filter is not used in the HK discriminator because dc information is required by the following detector board (6-105944, Board 9).

4.4 SUMMING AMPLIFIER - Drawing 6-105939 (Board 8)

U3, a CA3100, is the current summing amplifier. Current summing was chosen instead of voltage summing because current summing provides a better approximation of the received signal.

The supply voltage of U3 is 28 volts and 0 V to provide higher output level for the current summing. The 12-volt supply establishes the bias voltage for U3.

U1 and U2 are CD4066 analog gates. With the exception of the gate that is used for the 6-kHz NB channel, all gate controls are pulled down to $V_{\rm gg}$ with a 1 megohm resistor; that is, all channels are normally off except for the NB channel which is always on.

4.5 DETECTOR - Drawing 6-105944 (Board 9)

:(

The detector circuitry receives the discriminated HK signal through Pin 14. Ul is the positive peak buffer amplifier while U2 is the negative peak buffer amplifier for the incoming HK signal. Two 51 K resistors and one 100 K resistor establish the reference voltage for U3 and U4, upper and lower threshold voltage comparators. The output of U3 will become true if the incoming signal voltage is greater than 75% of its maximum-to-minimum value, while U4 will become true when the signal is less than 25%. Two sections of U6, CD4066, are used to reduce the leakage current of the detector diodes (1N270) by feeding back the compared outputs as the gating signals. U14 (CD4030) buffers the compared outputs, and two 6.8 K isolation resistors connect them to Pins 12 and 13.

For summing purposes, the 12-kHz HK subcarrier is divided down to 600 Hz so that it will not interfere with the data signal. One CD4029, U7, and half a CD4013, U8, is used as the divider chain. The divided signal is filtered by a 3-pole Tchebychev, 1-dB ripple, low pass filter after a 31-dB attenuator pad. This low pass filter, having a cut-off frequency of 750 Hz, is implemented by a CA3094, U5, and its output is brought to Pins 16, 17 and 18 through 100 ohm isolation resistors. The harmonic level is at least 40 dB down referred to the data channels.

The generated 600 Hz is also used to clock the 213 ms digital one shot, implemented by U10, U11, and one-half of U8, while another section of U14 resets it on either a "ONE" or "ZERO" code. This one shot has a delay of 138 clock periods; and, since it is reset by either a "ONE" or "ZERO" code, it can fire only once during the frame sync (FSY - refer to Table 1 for FSY definition). The output of this digital one shot controls the analog switch, U6, which gates the servo loop of the 96-kHz synthesized clock.

The 96-kHz synthesized clock is built by U9, and U12. U12 is configured as a divide-by-eight counter. U9 contains a phase comparator and a voltage controlled oscillator. A 50 k Ω variable resistor finely adjusts

the center frequency of the VCO. The phase comparator produces an error voltage proportional to the phase difference between the 12-kHz HK subcarrier and the divided 96 kHz. During the frame sync of each data cycle, the VCO is allowed to phase lock to the HK subcarrier which is locked to the master oscillator in the HEM receiver.

4.6 METER AMPLIFIER - 6-105943 (Board 10)

(

The meter amplifier board contains two meter circuits; one monitors the subcarriers and the other one monitors the discriminated signals. Both the input monitor and the output monitor meters are panel mounted and zero centered.

The input monitor switch selects any one subcarrier signal or the TLM signal and feeds it to the buffer transistor 2N2484 via Pin 4. External monitoring is made possible by bringing back the buffered signal to a front panel mounted BNC through Pin 6.

Op-amp UI is a CA3080, and it is configured as a positive peak detector with the introduction of another 2N2484. The peak value is brought to the scaling resistors gauged with the front panel input selector switch through Pin 7 and back on Pin 8. Pin 8 is tied to the current summing point of a log converter, implemented by U2 and U3.

U2 is a LM4250 op-amp, and U3 is a CA3096 NPN. PNP transistor array package. The matching characteristic of CA3096 provides temperature compensated operations. Potentiometer R2 is the 0 dB reference adjustment, while R1 is the conversion factor adjustment. Pins 9 and 10 are used for meter drive. The circuit element values have been chosen so that the conversion factor for 0 dB is equal to $100~\mu\text{A}$.

The log converter in the output monitor meter circuitry is identical to the one in the input monitor; hence, they have the same conversion factor. However, a true-RMS circuitry is used instead of a peak detector in the output monitor. The RMS function is performed by an Analog Devices Model 440 module. U4 is used to buffer the front-panel-selected

signal. A 100-ohm resistor connects the buffered signal to the monitor BNC via Pin 16. The scaling element is an onboard 10 K Ω 1% resistor; hence Pin 17 is jumpered to Pin 18 on the back plane.

Ţ

5. DIGITAL CIRCUIT DESCRIPTION

Ċ

The following describes the digital circuits in the GSE. Refer to Figure 4 for a block diagram of the digital section. Drawing 6-105948 includes the backplane wiring for the digital boards and the front panel wiring.

5.1 DISPLAY BOARD FOR HEM GSE - Drawing 106082


The display board (Figure 5) contains six numerical displays to read out gain settings for each PGA located in the HEM receiver and sixteen LED's to indicate (a) the mode (AUTO/MAN) and ON/OFF for each channel, (b) the status of the notch filter and calibration pulse, and (c) the detection of the marker sync and frame sync.

The power switches for the LED displays are constructed with eight 2N2907 transistors buffering a SN7445 (B8) BCD-to-decimal decoder. The "D" input of B8 is grounded since only eight switches are required. The purpose of the power switches is to demultiplex the 4-bit data bus by decoding the address lines to apply power to the proper display group one at a time. This method of displaying data reduces both hardware and power consumption.

Three lines of the data bus are fed to a SN7447A (B3) BCD-to-seven-segment decoder. Since the largest number to be displayed is only seven, the unused "D" input of B3 is grounded. The outputs of B3 are bussed to the inputs of the DL-10 (A4, 8, 8, 10, 12, 14) numerical displays.

Four of the inverters of B2, SN7406, are used by the 4-bit serial data bus (B0-B3) to drive their corresponding LED's. The remaining two inverters (of B2) are used exclusively for marker sync and frame sync.

Interface to the decoder boards, which has CMOS logic level instead of TTL level, is implemented with two CD4050's, B4 and B9. Five volts used to power TTL devices is derived by inserting a 1N4005 diode in the six-volt power line.



C

C




FIGURE 6
DISPLAY MULTIPLEXER AND DIGITAL TELE TIMING
Drawing 6-105894

To simplify the hardware, the 37-bit parallel-to-serial register, implemented with five CD4021's, for the command simulator is located on the display board. Front-panel-mounted thumbwheel switches and toggle switches are wired to the display board to set up the selected command word for the CD4021's, B1 to B5. Thumbwheel switches are used exclusively to program the gain setting for the PGA inside the HEM receiver. 10 $K\Omega$ pull-down resistors are used throughout for the switches.

Figure 6 is a block diagram of the board. An onboard 128-kHz oscillator, implemented by B4-10 and B5-4 is divided down to 64 kHz, 8 kHz, 1 kHz, 500 Hz and 250 Hz by A4. It is further divided to a four-second gate by A3 (CD4040). The 1-kHz, 500-Hz and 250-Hz lines constitute the address lines A0, A1, and A2, respectively. These address lines are used to multiplex the incoming 32-bit serial data for the 4 x 8 RAM (C1) and the display board.

The 32-bit serial data, MDI, is clocked into the 32-bit shift register (E1-E4) by MCL via B5-11. After the serial data has been shifted in, the transfer gate, MPT, will initiate a sequence of actions. When MPT becomes true, it will arm flip-flop C4-13 which in turn will allow C5-1 to be clocked true at the next zero address time decoded by B5-3. This B5-3 output signals the following: (a) it signals flip-flop C5 to turn off the data clock as soon as the next 8-kHz line becomes high; (b) it signals the 32-bit shift register to do parallel transfer providing the data clock, MCL, is high - which is the case for digital telemetry; (c) it enables B4-11 to generate the WRITE command for C1 (CD4036 4 x 8 RAM); and (d) it signals C4-1 to reset C4-13, C5-1 and C5-13 on the next zero address time.

The serial shifted MDI is parallel written into the 4 x 8 RAM, eight bits at a time in four steps. The multiplexing function is performed by four CD4052's, D2 to D5 (refer to Table 3), and controlled by address lines Al and A2.

TABLE 3
HOUSEKEEPING DATA

BIT	<u>F1</u>	JNCTION	DEVICE LOCATION
1	CH 1	ON/OFF	D2- 2
2		AUTO/MAN	11
3		TO dB	12
4		20 dB	13
5		40 dB	10
6 7 8 9	CH 2	ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	3 4 5 D3- 2 11
11	CH _. 3	ON/OFF	12
12		AUTO/MAN	13,
13		10 dB	10
14		20 dB	3
15		40 dB	4
16	CAL		5
17	CH 4	ON/OFF	D4- 2
18		AUTO/MAN	11
19		10 dB	12
20		20 dB	13
21		40 dB	10
22	CH 5	ON/OFF	3
23		AUTO/MAN	4
24		10 dB	5
25		20 dB	D5- 2
26		40 dB	11
27	CH 6	ON/OFF	12
28		AUTO/MAN	13
29		10 dB	10
30		20 dB	3
31		40 dB	4
32	NOTC	H ON/OFF	5

Two CD4053's, C3 and C2, read the four eight-bit data words (refer to Table 4) back out to the display board in four-bit BCD format (refer to Table 5). Address line AO conducts the multiplexing.

The digital enable gate, DEN, is generated by B3-1 and its associated counters and gates while A1-10 generates the digital clock, DCL. Both B2 and B1, (CD4017) are configured as modulo-eight counters by feeding the reset input with the eight-count output. 64 kHz from A4 clocks B2 which in turn clocks B1 with its carry-out output. B4-4 decodes the fifth 64-kHz clock and sets the DEN flip-flop B3. After 16 clock periods, B4-3 decodes the twenty-first 64-kHz clock and resets DEN. A1-10 is inhibited during the even number time of B1. As a result, DCL is generated in four groups of eight clock bursts. Both B2 and B1 are reset when they reach sixty-four counts by B3-13. The clock and gate generation is delayed for four seconds until B3-13 is released by A3, and then the whole cycle repeats again.

5.3 HEM GSE TELEMETRY AND DECODING LOGIC - Drawing 6-105896

Figure 7 is the block diagram for Board 12. Since the display board (106082) can be used to display one of the five data different words (refer to Figure 1 and Table 1, ref. 8 and 9): (a) the command word received by the HEM receiver, (b) the status word in the execution register of the HEM receiver that the mission programmer will receive, (c) the NRZ HK data at the test connector, (d) the encoded HK data at the test connector, and (e) the HK data from the HK discriminator, a 3 wide 5-channel multiplexer is constructed using CD4053's - devices 4C, 2B, 4D and 3B. The steering logic is controlled by two front-panel-mounted rotary switches labeled DISPLAY.

Interface to the EXP test connector is implemented by 1N4148 diodes (1C and 1D), 100 k resistors (2C and 2D), and CD4050 buffers (3C, 3D and 5B).

The HK data (AOB and AZB) process requires an additional decoding stage. Exclusive OR gate 6D-3 serves as the clock synthesizer by ORing the two line tristate code, which is a self-clocking code.

TABLE 4
4-WORD BY 8-BIT DATA FORMAT
(CD4036-C1)

ADDRESS	(00	i	01	}	10		וו		•
	WORD 1		W	ORD 2	1	WORD 3		WORD 4		
	CH 1	ON/OFF	CH 1	AUTO/MAN	СН	2 AUTO/MAN	СН	3 AUTO/MAN		D7
	CH 2	ON/OFF		10 dB		10 dB		10 dB	ſ	D2
	CH 3	ON/OFF		20 dB		20 dB		20 dB	ſ	D3
	CAL			40 dB		40 dB	1	40 dB	1	D4
	CH 4	ON/OFF	CH 4	AUTO/MAN	СН	5 AUTO/MAN	СН	6 AUTO/MAN	1	D5
	CH 5	ON/OFF		10 dB		10 dB		10 dB	ı	D6
	CH 6	ON/OFF		20 dB		20 dB		20 dB	1	D7
	NOTCH	ON/OFF	1	40 dB	1	40 dB		40 dB	1 :	D8

4-BIT SERIAL DATA (8-WORD BY 4-BIT)

MORD 8	AUTO/MAN CH 5 AUTO/198N	10 dB	20 ds	40 48
WORD 7	CH 3 AUTO/MAN	10 89	20 dB	40 8b
WORD 6	CH 5 AUTO/MAN	10 dB	20 dB	40 dB
WORD 5	AUTO/MAN CH 2 AUTO/MAN CH 5 AUTO/MAN CH 3	10 dB	20 dB	40 dB
WORD 4	CH 4 AUTO/MAN	10 dB	20 dB	40 dB
WORD 3	CH 1 AUTO/MAN	10 dB	20 dB	40 dB
WORD 2	CH 4 ON/OFF	CH 5 ON/OFF	CH 6 ON/OFF	NOTCH ON/OFF
WORD 1	BO CH 1 ON/OFF CH 4 ON/OFF CH 1 AUTO/M	B1 CH 2 ON/OFF CH 5 ON/OFF	B2 CH 3 ON/OFF CH 6 ON/OFF	CAL I
	80	8	82	83

Ĺ




FIGURE 7
TELEMETRY AND DECODING LOGIC Drawing 6-105896

The self-generated clock is multiplexed along with the NRZ data clock by device 4C. Gates 3A-10 and 3A-11 are configured as an RS flip-flop to convert the tristate code back to NRZ code which is then multiplexed.

Device 6C and 6B (CD4017's) make up the synchronization timer. This timer is driven by the 250-Hz line from Board 11 via Pin 5, and reset by the multiplexed data clock. Further discussion of the synchronization timer follows.

The bit counter is constructed also with CD4017's (7A and 7B). 7B is configured as a modulo six counter by using the reset line to simplify the Marker Sync hardware. The Marker Sync flip-flops, 6A-11 and 4A-10, is set by 4A-6 and reset by 5B-2 or monitor clock. 4A-6 decodes 84 ms from the sync timer and the fifth count from 7B. That is, the Marker Sync flip-flop fires 84 ms after the negative-going edge of the fifth bit which is the center of the sixth bit or marker bit. The timing of the incoming monitor clock has to match the timer before the Marker Sync flip-flop will be set.

7A can be called Marker counter, since it is clocked essentially by recognition of the Marker Sync. This counter is reset by the sync timer on 360 ms; the same line that jams the Marker Sync flip-flop and the sync timer. The sync timer can time up to 360 ms only during the frame sync time slot providing the HK data is detected correctly.

Flip-flop 5A-13 and associated gates implemented the parallel transfer gate. 5A-B is clocked by the same line that reset the Marker Counter 7A. If exactly eight markers have been registered prior to this time, Gate 4B-11 will enable 5A-13 to be clocked true which is the recognization of frame sync or parallel transfer signal. This signal is multiplexed with the other enable gate (4D-4) to Board 11. 5A-13 is ripple reset by the next data clock through 6C.

The function of 5A-2 is to blank out the data clock for the 32-bit shift registers located on Board 11 during Words 4 and 8 of the analog telemetry word format (refer to Table 6) since these two words have no significance. 6A-3 and 6A-4 decode words 4 and 8 for 5A-1.

When the DISPLAY mode is set at digital telemetry, the monitor data parallel transfer (MDT) line is generated on board by counting the incoming clock. The clock counter is implemented by two CD4017's, 5D and 5C, and reset by DPT. This clock counter is necessary so that the shift register on Board 11 will not overflow.

An interface circuit, implemented by a 2N5116 and a 2N2222 transistor and a CD4053, is used to receive the status word in the HEM receiver which has different logic levels.

5.4 GSE CODE TRANSMITTER SIMULATOR - Drawing 6-105953

Figure 8 is the block diagram of the command word simulator, and Table 7 is the command word format. Front-panel-mounted manual switches are used to set up the desired command word to be simulated. Refer to Figure 1 for front panel layout. Thumbwheel switches are used to set up the channel gain bits, while all other bits are programmed by toggle switches.

An onboard 8.54-kHz oscillator is constructed with 2B-10 and 2B-4 (CD4001). The remaining gates of 2B are wired as a bounceless switch buffering the transmit execute momentary switch coming in on Pins 3 and 5. 3B-1 generates the 4.27-kHz clock by dividing the local oscillator.

Upon execution of command, 38-13 will be clocked to true immediately, and is turn 3A-1 will be clocked true at the beginning of the next clock pulse. When 3A-1 is true, the following occurs: (a) the command word bit counters 3D and 3C are reset, (b) 38-13 is reset, and (c) the 37-bit parallel-to-serial registers on the display board are signalled to parallel load the manually set command bits via 78-9. The command envelope will come up as soon as flip-flop 4C is clocked by the local

TABLE 6
ANALOG TELEMETRY HORD FORMAT

WORD NO.	BIT NO.	FUNCTION
1	1 2 3 4 5 6	CH 1 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
2	1 2 3 4 5 6	CH 2 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
3	1 2 3 4 5	CH 3 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
4	1 2 3 4 5 6	Calibrate - No function No function No function No code
5	1 2 3 4 5 6	CH 4 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
6	1 2 3 4 5 6	CH 5 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code

TABLE 6
(Continued)

WORD NO.	BIT NO.	<u>FUNCTION</u>
7	1 2 3 4	CH 6 ON/OFF AUTO/MAN 10 dB 20 dB
	. 6	40 dB No code
8	1 2 3 4 5	Notch Filter ON/OFF No function No function No function No function No code (remains until next transmission)

FIGURE 8 COMMAND WORD SIMULATOR

... /6121923

TABLE 7
COMMAND WORD FORMAT

BIT NO.	<u>FUNCTION</u>	CHANNEL
1-5	Unassigned	
6 (LSB) 7 8 9 10	CH 1 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	1-2 kHz
11 12 13 14 15	CH 2 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	2-4 kHz
16 17 18 19	CH 3 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	4-8 kHz '
21	CAL	
22 23 24 25 26	CH 4 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	8-16 kHz
27 28 29 30 31	CH 5 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	16-32 kHz
32 33 34 35 36	CH 6 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	6 kHz NB
37 (MSB)	20 kHz Notch Filter ON/OFF	

oscillator. At the leading edge of next clock, 3A-13 will be clocked true which in turn resets 3A-1. 3A-13 enables bit clock gate 2C-4 which supplies bit clocks to the 37-bit parallel-to-serial shift register on the display board, the command bit counter (3D), the HEM receiver, and the command envelope flip-flop 4C. After thirty-seven clocks, the bit counter will enable gate 2C-11 which in turn resets 3A-13 and terminates further bit clocks. The command envelope will go low shortly afterwards.


Interface to the display board is made through an onboard ribbon socket connector, 7B. Command bits from the display board appear at 7B-2, when the bit clock is fed to the registers at 7B-10. The command bits are gated by 2C-10 and buffered by 2D-6. 4B-3 and 4B-4 make up the latch which gates the command bits.

Two sets of redundant lines are implemented by 5A, 5B and 5C for command bits, clock and envelope. An interface network for the redundant lines is provided by 15 K Ω resistors and 1000 pF capacitors. 5A-3, 5A-4 and 2D-4 are the controlling gates to activate both or either set of the redundant lines.


Device 6C provides two interface lines for the HEM GSE Display MUX and Digital Telemetry Command Timing Board (Drawing 6-105894); namely, DEN and DCL. Device 6C (CD4049) is powered by a 7.5-volt zener diode, while device 5C is powered by a 10-volt zener diode to simulate the actual mission programmer interface inside the spacecraft. Other onboard circuitry includes a buffered line implemented by the 2N5816 transistor and 48-11 intended for the PWR MON line from HEM receiver.


ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUANTITY/DASI	H. NO
1	105394	SCHEMATIC & ASSY DG		R	-
-		Zivenimic & visci			\top
	105759-1	P.C. BD DOUGLAS PEDEGGP			
4					
5					
6	CD4025 AE	IC	AI	/	
7	4049		AZ	1	
3	4040		A5,A4	2	
9	4017		B1,82	2	
10	4013		83,C4,C5	3	
11	1 4011		B4	1	
12	4001		<i>25</i>	1	
13	4036		CI	/	
14	4053		C2,C3	2	
15	4052		D2, D3, D4, D5	4	
16	CD 4034 AE	/C	E1,E2;E3,E4	4	
17					
18		RESISTOR 1410 5% 220K	A5-1	1	
9		" POT I TURN ZOK	A5-3	1	
					1
21		CAPACITOK DIP MICA 270RF	A5-3	1	
22					
23		SOCKET 14 PIN WIKE WRAP		7	
24		" 16 PIN " "		12	
7.5		" Z4 PIN " "		5	
26					
27					
23		WIEE 26 AWG		12	
			ВУ	ск.	-
1			APR. 15 /1/1/2	APR.	
Z			TITLE HEN OSE DIGHTAL TELE	DISPLAYAMA	y C
28			P/L 1056		REV
				OF /	

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION THAT MAY NOT BE DISCIOSED TO OTHERS, REPRODUCED OR USED WITHOUT WRITTEN AUTHORITY FROM DEVELCO INC. 7.5.5 2350 : es 50 2 4040 GK 10 DIVIE nerve ASIL 20x } $_{OF}^{ORIGINAL}_{PAGE}$ IS $_{QUALITY}^{OR}$ 03 £1 40/7



ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUA	NTI	TY/DA	SH.	NC
-,-				1	_	+	+	+
-	105090	SCHEMATIC E ASSY RG		2	+	+	+	+
+	105637	P.C. 80 C3		4	+	+	+	+
1	TO COM A E		21	+,+	-		+	+
4 5	CD 4001AE 4050	/C	54	14	-	+	+	+
			3C.3D	2	-	4	1	4
6	4023		aA	14	-	+	1	4
7 0	4011		4E. GA	2	-		+	+
	4013	**************************************	54	14	+	+	+	+
7 10	4049		58	14	-	+	+	+
	4030		GD 2000 10 10 10		-		4	+
11	4053		7A. 2E. 4C. 4D.36	151	4	 	4	+
	CD4017AE	/C	5C5D.6B.GC	44	-	-	4	4
13			TA.78	6	-			4
14	 		 '	44	-		4	4
		SOURET 14 PIN WILE WRAP	 	6	-		1	4
16		SOILET 16 PIN " "	 '	21	—		1	4
17	<u> </u>		'	\coprod	4			1
18	•	TRANSISTOR 211222	IA		4			1
'9	<u></u>	2N5116	M	4		1		1
	<u>L</u>				-			I
21		RESETOR 14W 5% 100K	18.20.2D.IA	18				
22		1111	1A.16	2			T	I
<i>2</i> 3		30M	18	1			+	1
24		RESISTOR 1/4W 5% 15M	IA	1	$\overline{1}$		T	T
25					T	1	+	+
160		DIODE . 1114143	IC.ID	12	1	1	+	+
27		ZENOK G.ZV IN 753		力	T	1	+	+
73			(· · · · · · · · · · · · · · · · · · ·	1	1	1	+	+
<i>79</i>		CAPACITOR DIP MICA 500 FF	111	17	1	1	+	+
30				+	1	+	+	+
31			:	1	_	+	+	+
32	<u> </u>			+	+	+	+-	+
33	<u></u>		ſ.	+	+	+	+	+
			BY AKARLAN	CK		<u> </u>	1	1
		-	APR. 10 9/1170	-				
اجا		.	TITLE HELL COS			TEY.	F	
			DECODING				<u>د</u>	
2			PARTS LIST	NUN	MBE		T	RE
1 -			P/L 1050			•		_
4 1		}		OF a				










10 80 5 10 5 10 10 10 10 12

-			AUTIALS DATE DEVE	CO INC.
			DRAWN F	ENETRY 1350 3 1000 60 12
USED ON	100015-01 MLIT ASS T	077 =100	D 30002	
_	APPLICATION		WA.1 1 20 421 W.1	1 : *** * 5 *** *** ***

ITEM	PART NUMBER	DESCRIPTION		REFERENCE	QUAN	ITITY/D	ASH. NO
-	105439	SCHEMATTO & ASSY	BG		R	++	++-
7+	, 00 , 1, 1	IC BONED ROBBER			/	+	
31						\top	
4		10 2431007	-	,	1	1	+++
5		" (04066)			2		+
6		1 400 1 5% SOO			1	1	1
7		RESISTOR 14W 510 100			2	+	
3		RESISTOR 14N 5% 170 RESISTOR 14N 5% 100			10	1	
7		RESISTOR YAN 5% IOK			1	1	+
10		RESISTOR VAN 5% IOK			3	1	
11 -		CAPACITOR THIT 6.8 35	V		1	11	11
12		" MICA 33 P			1	1	++-
		" 1110A 33 P			8		
		1,03			-	++	
			a Selection	To produce and produced		11	
- 1					++		++
		THE CONTRACT OF THE PARTY OF TH	_		+	+	
-			-+		++	++	+
7			\rightarrow		++	++	+
-			-+		++		+-
-			-		++	++	
			-		++	++	
			\rightarrow		++	++	
						++	
-			_				-
					\perp	\perp	++
					\perp		
	1 1/2 2 1/10						
	A STATE OF THE REAL PROPERTY.					1.34	
		4 3 35 3 3 3 3 3 4 3 4 3 4 3 4 3 4 3 4 3					
				BY MOM	СК.		
			7	APR. ,009/11	APP	₹.	
			1	TITLE			
> 1				SUMMING	AMP	IFIE	R
REV	Hila Mana			PARTS LIS			REV
				P/L 10	5 93	7	-
				SHEET /	OF /		








NOTES: (1) 41 ± U3 have pin " 4 to 12 / 4 pin = 7 to power common.


the first term	SIGN OFF				DEVEL		
	INITIALS	DATE]		DEAFT	O INC.	
DRAWN	-65	ENLYK	TITLE				
CHECKED]	CIIN	MINIC	ANDLIE	ICO .
 APPROVED]	201V.	MINING	AMPLIF	ILA
ENGINEER	Lwang	3T.170	1		SU/G	4.5	
PROJENGR	(20,0		
			SIZE	, CODE IDE			REV
			В	300	02	6-10573	7
			SCALE		DO NOT SCALE	DRAWING SHEET	Of .


TEM	PART NUMBER	DESCRIPTION		REFERENCE	QUANTITY/	DASH.
,	105940	SCHEMATIC & 1951	126		P	\dashv
-'-	103,173	PC BONED 12DE3GA				$\dashv \dashv$
3		722-307		,×	++++	+++
4		IC RCA CA3	a30A		2	
5			1007		/	
6			2947		//	
7		TRANSFORMER		7/	1	
8		THE				
9	47-10/277-01	INDUCTOR 225	mH	1.1	1/	
	47-10/278-01		mH	12	/	
11	×					
12		RESISTOR HAN 5%	2.7 52		/	
13	,		470-2		3	
14			5.1K		2	
15			100-5-		4	
16			IK		3	
17			27K		2	
18			110%		1	
•			4.1K	,	1	
10			1.1K		/	
21			110		//	
22		14W 5%	1.2K		1	
23		RESISTOR YOW 1%	IOK		2	
24		" 1/4W E%	390-2		/	
25		" " "	560-2	, , , , , , , , , , , , , , , , , , ,	/	
26		718011315708 2M			//	
27		CAPACITOR D. Test 6.8			2	
28		6.8 3			/	
29		MICH 10p			/	
30		CX0 = ./			5	
3/		= 10			1	
32		Tren 3000F	,		1	
33		CAPACITOR Shander .22			/	
Ť	· ,			BY MON	ск.	
				APR. & 9/1/1	APR.	
- 1				TITLE INFO		کی دہر
REVI		**		PARTS L	IST NUMBER	
-				P/L /	05740	
				SHEET	OF 2	


ITEM	PART NUMBER	12.00	DESCRIPTION	DESCRIPTION		QUAI	YTITY	/DASI	1. N
					REFERENCE	1			-
54		CHARITE		10001		1/	_	-	+
-1		/	らて次の	5100P		1/	_		_
10		- //	CK05	150P		1			4
37						+	\perp	\vdash	4
33									
39					×				
40						\perp		\sqcup	_
41								\sqcup	
42						\perp	\perp	\perp	_
43									
44						\perp	\perp		
45	, PH								
46						-			
47							,		
13		•			h		•		
41				,					
50						\top			
51									
?								\Box	
-3									
54									
55		,				\top	•	\top	
56				_				\top	
						\top		\Box	
_						\top	\neg	11	
						+	+	+	_
_			×			+	\top	+	
-	,					+	+	+	_
					 	-+-	+	+	_
-	*				 	-	+	+	_
					+	\dashv	+	+	
-					+	+	-	+-	_
-		7			-	-			_
		!			BY MCM	10			
			*		BY MCM	CK.			_
. e	٠				TITLE INPUT	ITLE INPUT ZUFFET E CHINWEL GRAE PARTS LIST NUMBER R			
REN				,	P/L 105940				
					SHEET · 2	OF 2	7		




THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION THAT MAY NOT BE DISCLOSED TO OTHERS, REPRODUCED OR USED WITHOUT WRITTEN AUTHORITY FROM DEVELCO INC.








TEM	PART NUMBER	DESCRIPTI	REFERENCE	QUANTITY/DASH. NO			
/	105941	SCHEMATIC & ASS			R	++	
-	100 171	AT BOARD 12				++	
3		10	17. 1865 9 14	1/			
4		//		2	11		
5		,		/	11		
6		RESISTOR 14W	CA 30347 5% 10K		,	+	
7		1	160-2		1/	+	
8			30K		1/1	\top	
9			20K	TT (2) - 14	4	11	
10	E.		62K		1		
11			· 33K		1	\top	
12	- 1-		56K		1/	\top	
13			220		3		
14			7.7	*	2	+	
15			1K		2		
16			11K		2.	\top	
17			5.1k		1/1		
13			27K		1		
3			715		1/1		
0			650K		1/1		
21		RESISTOR YAW 5			2		
22		1321 /			//		
23			120 390		2		
24			" 2000		2		
25			05 10000		2		
26			V40 .036		1/	1	
27			" - 1200		1		
23		20 7399		4			
29			n= .01		//		
0		11/10		4			
21		"	" .077		/		
32		(1/20)	17.2 130P		1		
32		CAPALITOR MYCH			1		
T				BY MOH	CK.		
				APR. EN 9/11].	APR. EN 9/11, APR.		
				TITLE	MIMATO	₹.	
REV					PARTS LIST NUMBER /05941		
				- / _	OF 2		







TEM	PART NUMBER		DESCRIPTION		REFERENCE	QU	_		/DAS	
						-/	-	-3		
+	105942	SCHEMAT				R	R	P	R	R
		PS BOAR				1	1	1	/	1.
5		10		04046AE		1	1	1	1	1
4		"		43080A		2	2	2	2	2
5		10		43094T		2	2	2	5	2
6	-							14		
7		TRANSISTON	4	ZN2434		1	1	1	1	1
8					3					
-7		RESISTOR	14W 5%	6.8K		2	2	2	3	2
10				4.7.0.		1	1	1	1	1
11				IK		5	2	2	2	2
/2										
13				10X		3	3	3	3	3
14				3.6x		1	1	1	1	1
15			1 - 1	2.4K	· , · · ·	4	3	3	3	3
16				5.1K		1	1	1	1	1
17				IIK		2	2	2	2	2
18				160-2		1	1	1	1	1
3				27K	45 at 15 15 1	2	2	2	2	2
2				ZOK		1	-	1	2	7
21		<u> </u>		2.7		1	/	1	-	7
22	7.			620K		1	/	1	1	/
23				91K		1	/	,	,	,
24		-				+	/	1	1	-
25				33K	*	2	2	2	2	2
26			<u> </u>	30K 1002		-	-	+	2	2
27						3	3	3	3	3
7.3				390		1	/	1	/	-
29				110K		2	2	2	-	2
		į.	- !	470		12	1	2	2	2
30			1 1	10K			-	/	-	_
3/				39K			-	-	-	/
32			1	320 ==		/	-	-	-	-
33		PESISTOR	1400 5/5	1.6%		_	/	•	-	-
			, -1 20;	F-02	BY Mint	C	K.			
			-/ 3	34 KHZ	APR. FU 7/1/7	_ A	PR.			
			. 2	160 11	TITLE CASSAS	11.1	111	11	TO.	ų
REV			-4 4 -5 2	3 "	PARTS LIS	T NU	IMB	ER	-	R
_					P/L 10:					-
					SHEET /	OF	3			

	DADT MUMBER	DESCRIPTION	REFERENCE	QUANTITY/DASH. NO
TEM	PART NUMBER		KEI EKENGE	-1.2.3-4.5
24		RESISTORS 14W 5% 33K		/
		13K	*	/
30		2%		- 3
37		3.9K		3
33		8.2K		- - 3 -
39		· 16K		3
40		240K		1
41		5/0K		- 1
72		1111		- - -
43		1/4W 5% 2M		- - -/
14	- 'Y. X. Y. T.		7.471000	
45		13.0 1% 43.8K		- / - -
40		1 20%		1
47		30.6K		//-
43		PESISTOR 13H 1% 150K	,	/
49				
50		RESISTOR POT BECKMAN IOK		1
51		" 20K		- /
		" 50K		1 1 -
آرط		RESISTOR POT " 100K	ET HEAT	/
54			S WATE	
55		-		
56		CAPACITOR DIPTING 6.8/101		44444
57	157.0	CY05 1000P		33333
58		NO 78457224 /15V	,	11111
59		Cr05 .01		22222
60	1.184	Cr05 150 p		//////
61		ST/KO 360P		11111
62		5/ MVKPR .049		11111
63		57110 91000		11111
64		1105 01		11111
65		MEDITE SIP		1111
66		CAPACITOR 1/4, 1:2 130 P		//
T		1,000	ВУ	ск.
			APR.	APR.
Ó			TITLE DISC	ZINNIVITOR
REV.		,	PARTS I	IST NUMBER R
~			P/L	
			SHEET	2 OF 3


TEA.	DART MUMBER	DESCRIPTION		REFERENCE	QU	ANT	TY/	UAS	
ITEM	PART NUMBER	DESCRIPTION		KEFEKENCE	-/	-2	-3	-4	5
67		CAPACITOR STYCO	110P		2	_	-	-	-
2		1 "	nop			2	-	-	-
31		a la	430P	4.	-	-	2	-	-
10		1 Lizer	910 P		-	1	1	2	-
71		"	1900		-	-	-	-	2
		10-	630P		1	-	-	-	1
7Z 73		P	1500 P		-	1	-		-
74			3000		-	-	1	-	-
75			6200		-	-	-	1	-
16	57.	0	.012		-	-	-	-	1
77		',	100P		1	-	-	-	-
73		**	63 ,		-	1	-	-	-
79		"	150 p		1-	-	1	-	-
30		57120			1=	=	1	-	_
31		C4:05			17	-	-	-	-
32		"	1000		-	1	-	-	-
83		10	2000		-	-	1	-	-
34		- 0	3900		-	-	-	1	-
35		CAPACITOR "	8700	-	-	-	-	-	1
-		CHINCII OR	000		+	-		+-	ŕ
37 4	77-10/279-01	MDUCTER	161004	4,13	2	-	=	-	-
88	1 /231	In Description	1.61 mH 3.22-"	41.23	-	-	-	-	-
	1233	-	6.43 "	4,68		_	2	-	-
39	1295		12.9 "	4. 13	-	-	_	0	-
70		+		4.63	+-	-	-	-	-
91	1237		w./		1	-	-	-	-
92	1280	 	231 NH	12	-	-	-	-	-
93	1232		462 "	12	-	+	Ε,	+	
14	1254	 	120	6.6	+	-	/	+	-
95	1:36		1.85 . 114	12		-	-	+/	-
10 9	14-101233-01	4499370A	3.70 "	4		-	-	1	1
11					-	-	_	-	-
7.3						-	-	-	-
9									
				ВУ		K.			
				APR.	A	PR.			
				TITLE DI	シスト	11.	1/1	Jrī.	77
REV				PARTS LI	ST N	JMB	ER		T
-					057		_		
				SHEET 3	OF	=;			






ITEM PART NUMBER	DESCRIPTION		REFERENCE	QUANT	ITY/DAS	H. NC
1 105743	SCHEMATTE & ASSY	86		R		
100793	BC BOARD 120ES			1		
	10 000 CH300		01	1		
3	" " (430		114	1		
4	" 1000 / 4.	70T	115	1		
5	10 FM (130		43,47	2		
6	IC MATTER AL MAN	150011	12.46	1-		
7	///	454	-	2		
8	RESISTOR 14W 5%	1000	1.50	2		
9	1	IOK				
		4.7		2		
//		3:20		1		
12		ZYK		2		
		49K		1	1	
14		220.	V. 1 12 3 3 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	1/		
15 .		MOOK		1		П
16		63K		1/		
/7		6.3%		2		\vdash
18		4:0		1/		
19		SGCK	-	2	+	+
10	•			+	+	\vdash
21		30K	+		+	+
22		7.1K		1,7	+	\top
23		300		2	+++	+
74				2	++	+
25		33 K	-	2	+++	+
26	1,10,12,5	77/13	R2. R4. R3	3	++-	+
27	WARMELE.	10K		1	++	+-
28	"	100-1	R5,	+/+	++	+
29	RESISTOR "	200-2	121	+	++	+
30				-	++	+-
31	CAPACITOR CLOS			2		+
32	"	.01		- 2		
33	D. 7710.7	6.311/-				
			BY AICAI	СК		
			APR. 10 9/11			
(m)		*	TITLE AILT	ck.	MIP	
12			PARTS L	IST MIII	MRFP	1
REV				59A		
			SHEET /	OF	۷	


ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUA	TITA	Y/DAS	H. NO
34		CAPACITOR CKOT 1		5	-	-	
-		, cxos 150		1	+		-
50		2 200 7000 841	do	1	+		
57				1	1		
38					1		
39		DIODE 1114154		1	1		
40							
41		RESISTED YOU 1% 249		2			
12		, " 10K		1			
	*						
		-					
MARI	100						
T							
	T.E.						
	Λ.	-					
					7		
	1			$\neg \neg$			
				\top	\neg	\neg	
$\neg \uparrow$				$\dashv \dashv$			\vdash
				$\neg \neg$	\exists	1	
\neg				\top			\vdash
	,			\top		\top	\vdash
\neg				\top			\vdash
				\top	\neg	\top	\vdash
\neg				\top			+
				\dashv		_	
T			BY MCH	CI	K.		
			APR.		PR.		
Ó			TITLE			MF	>
RE	• .	*	PARTS LI	ST NU			RE
		•		OF			








ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUANTITY/DASH	I. N
1	1059 44	SCHEMATIC & ASSY 186		R	+
6		PC BUILD INDEGOR		/	1
3	CD4029AE	10	07,212,010,011	4	1
4	" 4046 " .	"	112	/	1
5	CD4013AE	"	U3,		1
6	CA 3080A	"	UI THEUU;	4	\dagger
7	CD 4066A5	n .	06	/	+
3	CD 4030AE	IC	1114		1
9	CA3094T	IC	45	/	1
10	•	RESISTOR 14W 5% 2.7	-	/	_
//	4-	1 56M		/	1
12		560K		2	1
13		51K		2	1
14		33K	(* 17. IT) 17 11.	2	1
15		3.3M	Lance Control (Market Park	2	
16		120K		2	
17		10M		2	1
18		-82M		1	1
3		100%		2	7
ري		200K		/	1
21		220		/	1
22		- 110 K		/	7
23		10K		2	7
24		1. 5.6K		5	7
25	*	IM		/	1
26	,	390-2.		/	7
27		430-2		/	1
28		1421 5% 150K		/	1
29	3329H-50K	RESISTOR, VARIABLE 50K		/	
30					+
31		CAPACITOS D.TUT 6.8 35V		/	
32		" mo= 1000 p		3	1
	ETHADEK. SA MA	" 2011 Fre		3	1
T			BY MEM	ск.	
			APR. Du 9/1/1:	APR.	7
	-		TITLE DETECTORY		/
RE			PARTS LIST		R
-				944	-
	CO, INC.		SHEET /	OF Z	


ITEM	PART NUMBER	DESCRIPTION	REFERENCE	TITMAUQ	Y/DASH.	N
34		CAPACITOR STIRD 2200p.		1,1		+
.5		57180 6,200P		1/		1
		5% mure .082		1,		H
37		1100 CR 180P		1/1	++-	+
		11007		++++	+ -	f
23		1 - 1 - 1 - 1 - 1			+	+
37		CAPACITOR HOW ./ M		2		+
40		" 49:4 .56		1/11		+
41		DIODE INETO		2	+ +	+
42		CIOCE MICH		-		t
43				+++	+	+
44				+++		+
45					+	+
16						+
47						+
927				+		+
77.						1
50				$\perp \perp \perp$		1
					\perp	1
1						
						1
						1
						1
						1
						1
		-		1-1-1		1
	N * - /*			+++		1
				-+-+-+		-
				-		+
				-		-
						_
						_
			BY	CK.		_
١.	ORI	GDv.	APR.	APR.		
	O_F	POOR QUALITY	TITLE DETECTO	P 5 CC	OCK GA	ç
RE	-	QUALITY		ST NUMBE		R
<u>-</u>			P/L 10			-
		•	SHEET '2	of 2.		














ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUANTITY/DASH. NO
/	105953	SCHEMATIC & 1554 DO		R
	103637-2	P.C. BD (3		
U-	165651-2	77.67.20		+
4		SOCKET 14 PIN WIRE WRAP		В
5		" 16 PIN " "	ALTERNATION	10
6				
7	COAOHAE	IC	7C,48,5A,58	4
8	4049	The material are readed	2D,5C,6C	3
9	40/3		3A, 3B, 4C	3
10	4001		20	/
11	CD 4017 NE	/C	3C,3D	2
12				
13		TRANSISTOK ZN58160	4D	1/
14				
15		DIODE ZENER 101 IN961	40	/
16.		" " . 75V 111953	40	/
17		" 11/1/43	60	2
. 18		CAPACITOR DIP MICH SOORF		2
3		" " 1000 PF		7
				1/1111
21				
22		RESISTOR VAN 50% 220K	411	1/1111
73		1 470-2		
24		620-2		1/11
25		1002		2
260		RESISTOR 14W 5% 15X	50	6
27		" -1 " 100K	40.4A	3
23	-	RESISTOR POT 1 TIEN 100K	41	
		" YAW 5%0 49X	42)	12 1 1 1
-		14W 170 47A		+^
				+++++
		,		++++-
			BY AICNI	104
OM M	§			CK.
	1		APR. & 9/11)	
	(20)	•	· var	DOE TRANSMITTE
RE	8		PARTS LIS	T NUMBER REV
d	14		P/L /	
-	-			
DEVE	CO, INC.		SHEET /	OF /









TEM	PART NUMBER	DESCRIPTION		REFERENCE	Qυ	ANTITY/DAS	H. N
ILEM	PART NUMBER		,	REFERENCE		02	_
	106075	DATA CONVERTER ASSY (LAYOUT)	12		R	R	1
	106073	FRONT PANEL	D3		1	-	
3	106074 :	FRONT PANEL	03		-	1	
4	106076-01	SIDE SUPPORT	C3		1	1	
5	100076-02	SIDE SUPPORT	43		1	/	
6	106077 .	COVERS TOP & BOTTOM	Cã		Z	2	
7	106078	SUPPORT PUR SUPPLY	13		1	/	
8	106079	REAR COVER	23		1	/	
9	10603C ×	CARD STOP	<i>B</i> 3		1	/	
10	106031	CHED STOP	<i>B</i> 3		1	/	
11	106114-2	ENGRAUNE DWG-BOY	03		1	-	
12	106082-01	DISPLAY R.C. BO 1554	PL		1	-	
13	11.95	BOX 700 SA40946	1-		1	/	
14		SUPPORT EAR SAE 4025	-		6	6	
15		CONN. FOOT SAE 2422	-	1	30	30	
16		CARD GUIDE SAE 1650	-		30	30	
17		LOCKING TAB SAE 3000	1-		-	90	
18		P.C. CONN ZZ/44 .156 SPACE			+		
7		W.W. SAE SAW22/03-2	-		11	//	
ZO		PL. CONN 28/54 ITS SPACE	1		Ť	f + f + f	_
21		W.W. SAE CPH:100-56	1=		2	2	
22	106083	METER BRACKET	83		12		
23	700000	CONN, BENDIX PTOZAIB-325	1	JI	+=		-
24		ALT * M53 112 E13-325	+-		1		_
7.5		CONN. BENDIX FTOZA(SR)18-32 P	+-	PI	+		
26		ALT # NIS3116E (SR) 18-32P	+-		+,	1_1-1-1	-
27		COWN BENDY PTOZA14-13P	+	J3	+		-
28		ACT = 155112E14-19P	-		+	-	_
29		CONN BENDIX PTOGA(CR)14-195	+-	P2	÷		-
30		ALT # 1153116E (SR) 14-195	-		1,		
31		CONN BENE'X PTOLATO-ZOS	+-	JZ	+-		-
32		ACT # N93112E16-265	+=	32	+	1, 1	-
33	106114-1		100		+-	1	-
7	100174-1	ENGLOSING ZOUG-FAX	C3		17		
1	&			BY MEM 17-16			_
15	3	a la se		APR. ALL 1/4/16	_		
REVIE	80	S		STANFORL	2	VVERTER	
RE/	3	2	+	PARTS LIS			R
-		NO ON O		P/L 10	60	15	1

TEM	PART NUMBER	DESCRIPTION		REFERENCE		ANTI	T/DA	SH
			,		01	02		+
54		CONN BENEVY FTOGA(SR) 16-26 F	_	P2	١.	,	-	+
		ALT & MS3116E (SR) 16-26 P	-		1	1	-	+
36		CONN MS310ZE10SL-3P	-	. J4	1	1		_
37		CONN MS3106E10SL-3S	-	P1	/	/		1
38		KNOB ALCO KNSTOIBA-1/4	_		2	-		1
39		PIVR SUPPLY LAMBDA * LZS-30	<u> -</u>		1	1		1
40		TWK SUPPLY LAMBOA " LZS-33	_		1	1	\perp	1
41		PUR SUFFLY LAMBON + LZD-22	_		1	1	\perp	1
12		OVERVOLINGE PROT. LAMBER "LIZ-OVG	二		1	1		1
43		" " Z17-0V-12	_		1	1		1
44		" " " LIZ-OV-78	_		11	1		
45		KNOB ALCO KNSTOIBA- 48	<u> -</u>		12	2		
46		METER MODUTEC TE-WE-DUA-HI	_		2	2		
47		SWITCH ROT. CONTRIAB PSIOT	-		2	2		
48		PWR SWITCH DIALIBHT 513-1401-604	-		/	1		
49		LENS - DAUGHT 186-5071						
50	A	MOD TO 105991	83		1	1		Ī
51		LAMP T-13/4.5V DIAUCHIT 733Z	-		1	/		T
.5		FUSE HOLDER UTTLEFUSE = 342014	-		1	1		1
53		FUSE, SLO BLO I AMP	-		1	1		T
54		ENC CONN UC: 1099AU	-		18	18		T
55		SWITCH PUSHESTTON CX 8221	-		1	-		1
56		SWITCH TOGGLE CAX 7101	-		16	-		T
57		SW. THUME WHEEL CHEFEY, 720-47A	-		6	-		1
<i>5</i> 3		SW. KOT. CTS TEOS	-		12	-	\top	1
57	4-10+218	SCROW MACH LAW HD	-		25	25		+
20	#4	WASHER LOCK	-		25	25	\top	†
61	+4	WASHUR FLAT	1-			25		1
62	G-32×3/8	SCROU MACH PAN HD	-		-	56		1
63	*6	WASHER LOCK	-		-	-75		-
64.	#6	LUASHER FUNT	1-		-	16		1
65	1-40× 5/32	SCHELD, NOVEM. FLAT HO (ELK)	1-		-	10	+	+
66			1				+	+
\top			+	BY 18/17 12 (3 :	- c	K 114	22.2	-
		485		APR.	-	PR.		
-	ORTO			TITLE DOTA			271	دن
>	OF PONA	L PAGE TO S		STANFORD			. ,	
REV	00%	QUA to	_	PARTS LIS	T NU	MBE	₹	
		0		P/L 10	60	75	-	
		0350		SHEET 2	-			-


	ITEM	PART NUMBER	DESCRIPTION		REFERENCE	Qυ	ANTITY/D	ASH. N
		TAKT HOMBER	DESCRIPTION			-9	-02	1
J	67		BACKPLANE INTERCONNECT	05		R	R	
ç	:3	105945	ANALOG BLOCK DIAGRAM	<i>B</i> 7		R	R	
١	39		- PRINTED CIRCUIT BOARDS -					
	70	106037	HEM DATA MONITOR DECODER	2.				
	7/		DISPLAY MULTIPLEXER	PL		-	1	
	72	105953	GSE CODE THANSMITTER SIMU	LATO	e	1	-	
	13	105896	HEM OSE TELEMETRY LOCALC	8				
	74		DECODING LOCAIC	PL	BD 12	1	-	
	75	105894	HEM GSE DISPLAY MUX & DIGI	TAL				
	76		TELEMETRY COMMAND TH					
١	77		1.DGIC	PL	BD 11	1	-	
1	78	105939	SUMMING AMPLIFIER	PL	ED B	1	1	$\top \top$
	79	105740	INFUT BUFFER & CH GKHZ	PL	ED 1	1	1	
	80	105741	DISCRIMINATOR	PL	BD 7	1	/	11
	81	105742 -01	DISCRIMINATOR	PL	ED 2	1	/	
1	82	-02		PL	1 3	1	1	++
	83	-03		PL	4	1	/	++
1	84	-04		PL	5	17	/	+
þ	15	105942 -05	DISCRIMINATOR	PL	BD 6	1	/	++
1	5	105943	METER AMP	PL	ED 10	+	/	+
١	87	105944	DETECTOR & CLOCK GEN	PL	20 9	+	,	++
1	88	705144	DETECTOR & CLOSK DEN	PL	20 /	+	 	++
	89	106082-02	DISPLAY P.C. ED ASSY	Pl.		+-	///	+
-	90	105948	HEM GSE BACK PLANE	_		R	+	+
1	9/	105958	HEM GSE BACK PLANE	66		-	-	+
1	71	703738	HENT GSE ENCL PLINE	06		R		++
1						+	+++	++
ļ						+	\vdash	
1						+		+
١						-	+++	+
١						+	+++	+
						-		44
						-		
		•						
					BY MENI	C	K.	
					APR.		PR.	
(TITLE DATA	CI	VEET.	2
	141				STANFORD			
	22				PARTS LIS		Control of the Contro	R
					P/L 100	07	<u></u>	
					SHEET 3	OF 3	3	

TEM	PART NUMBER		DESCRIP	TION	REFERENCE		ANTITY	DASH.	. N
-					KEI EKENOE		-2	-	+
- /		-	TIC & AS			R	R		+
)L	169844-062	VECTOR	BD 17.0	10× 4.5		1/	/		+
5						_			4
4		IC	LITRONIX	DLIOA .	A4 A6 A8 A10	_			4
5		s.			AIZ AI4	6	6		1
6			CD40491	E	82	1	/		1
7			SN7447AN	/	E3	1	1		1
3			CD4050A	E	E4.E9	2	2		1
9			SN7445N		<i>E8</i>	1	/		_
10		IC_	CD4021A	£	EIN BEA BEA				
11					B4A B5A	5	-		\perp
12									
13		SCOCKET	H PIN	WIRE WRAP		10	10		
14		"	16 PIN	// _ //		25	17 -		
15					,				
16-		TRANS!	570R	ZN2907 -		8	8		
1.7.		LED	LITRONIX	. <i>PL</i> -2		16	16		
18	-		or you s			8	-		
-9		1	1	1205		8			٦
20				1K		3	3	\vdash	
21		1		470 1-		4		11	
22	,	PESISTI	DR 14W 59			18	+	TT	
23		12201	7477 (77	757		-		ff	_
24		DIODE		1114005	<u> </u>	1		\vdash	_
	CKOEEX105K		TOR CEPA	INIC .1		1	1,	++	-
260	(7020770077			,,,,	 	+	+	++	-
27		COSIE	Diezont /	WC/C/ 101 0/2	FA9.11,13	TR	爱	++	_
28				WSLEY 191-26 3M 3406	11 .	6	+	++	
29				3N 3448·8	//	6	+	+-+	-
30		SIXTITY	KIECIEF :	3448 8		10	12	++	-
31						+	+	++	-
						_		+	-
32						+	+	+-+	_
33					BY MON	1	<u></u>		
						_	K.		
	OF POOR Q				TITLE ZIGRAN	EU	Aro,		<i>C</i> :
REV	ORORO	PAGE.			PARTS LIS				F
~	Y/	ALITY			P/L 10				
					SHEET /	OF	/		






THIS DOCUMENT CONTAINS PROPERTARY INFORMATION THAT MAY NOT BE DISCLOSED TO OTHERS, REPRODUCED OR USED WITHOUT WRITTEN AUTHORITY FROM DEVELCO INC.



		PEVISIONS	1			
574	DATE	DESCRIPTION .	38#	CAD	4200	DA



SED ON NEAT ASS Y OTY REQU	-	APPLICATION	
	SED ON	MEAT ASS T	
			+
			+
-			
		-	
	-		+
	-+		+

	SIGN OFF		DEVELCO INC.			
	NITIALS.	DATE	DEVELCO INC.			
Deser	21.07		Titu			
APPROVED			DISPLAT ECHED THE WEST USE			
			6			
INGINEER	,•		FRONT PANEL INTERCENAE			
PPO1 [WG#						
			SIZE CODE IDENT NO DER NO			
			D 30002 5-105032			
			Walt Space State Change Change Space C	7		

DEVELCO

Develco, Inc. 404 Tasman Dr., Sunnyvale, CA 94086 Phone (408) 734-5700 TWX 910-339-9295

Report No. 983-761209

DATA CONVERTER (105075-02) GROUND SUPPORT EQUIPMENT FOR THE HELLIWELL VLF WAVE EXPERIMENT SPACECRAFT RECEIVER

Prepared for:

Radioscience Laboratory Stanford University Stanford, CA 94305

Under:

Subcontract No. PR2006

December 1976

CONTENTS

- INTRODUCTION
- ANALOG SECTION
- 3. DIGITAL SECTION
- 4. ANALOG CIRCUIT DESCRIPTION
 - 4.1 Input Buffer
 - 4.2 Discriminator
 - 4.3 HK Discriminator
 - 4.4 Summary Amplifier
 - 4.5 Detector
 - 4.6 Meter Amplifier
- 5. DIGITAL CIRCUIT DESCRIPTION
 - 5.1 Display Board for HEM GSE and Front Panel Interconnect
 - 5.2 HEM Data Monitor Decoder and Display Multiplexer

LIST OF TABLES

Table 1 - Front Panel Controls - Data Converter

Table 2 - Glossary

(

-

Table 3 - Analog Telemetry Word Format

Table 4 - Housekeeping Data

Table 5 - 4-Word by 8-Bit Data Format (CD4036-C1)

Table 6 - 4-Bit Serial Data (8-Word by 4-Bit)

LIST OF FIGURES

Figure 1 - Data Converter

Figure 2 - Display Board

Figure 3 - Decoder Logic

LIST OF DRAWINGS AND PARTS LISTS

P/L 106075-02	DATA CONVERTER
3-106074	Front Panel
P/L 106082-02	DISPLAY BOARD FOR HEM GSE
6-106082 6-105958 7-105945	Display Board for HEM GSE, Schematic and Assembly Backplane Interconnect Analog Block Diagram
P/L 106037	HEM Data Monitor Decoder - Display Multiplexer
6-106037	HEM Data Monitor Decoder - Display Multiplexer, Schematic
P/L 105939	SUMMING AMPLIFIER
6-105939	Summing Amplifier, Schematic
P/L 105940	INPUT BUFFER AND CHANNEL 6 kHz
6-105940	Input Buffer and Channel 6 kHz, Schematic
P/L 105941	HOUSEKEEPING DISCRIMINATOR
6-105941	Housekeeping Discriminator, Schematic
P/L 105942	DISCRIMINATOR
6-105942	Discriminator, Schematic
P/L 105943	METER AMPLIFIER
6-105943	Meter Amplifier, Schematic
P/L 105944	DETECTOR AND CLOCK GENERATOR
6-105944	Detector and Clock Generator, Schematic
	3-106074 P/L 106082-02 6-106082 6-105958 7-105945 P/L 106037 6-106037 P/L 105939 6-105939 P/L 105940 6-105940 P/L 105941 6-105941 P/L 105942 6-105942 P/L 105943 6-105943 P/L 105944

INTRODUCTION

ر)

(

This report describes the Data Converter Ground Support Equipment (GSE) used to process received or taped telemetered data from the Helliwell VLF Receiver.

The data converter incorporates a complete set of discriminators to process 1-32 kHz data from the Helliwell VLF receiver. The house-keeping data will be decoded and displayed on the front panel (Figure 1). Table 1 describes the front panel controls and indicators.

The Data Converter is powered by 115 volts at 60 hertz with a third ground wire and three-prong power plug. It is housed in a rugged portable case with a removable cover for protection of the controls, indicators, and connectors.

The data converter is basically composed of two sections: a digital section which decodes the housekeeping data and displays this data on the front panel, and an analog section which discriminates the telemetered subcarrier frequencies from the Helliwell VLF receiver to the information band of 1-32 kHz and provides BNC outputs for use with a spectrum analyzer.

Three modular type power supplies are used for the GSE: one 6 volt, one 12 volt, and one 28 volt.

C

FIGURE 1 DATA CONVERTER

ORIGINAL PAGE IS OF POOR QUALITY

TABLE 1

FRONT PANEL CONTROLS DATA CONVERTER

	FIG		
	1 REF	DESIGNATION	DESCRIPTION
	1	FSY (frame sync)	LED indicator. During monitoring of analog telemetry data it indicates frame sync after receiving a complete telemetry message successfully. Telemetry data is updated when the FSY turns on.
	2	MSY (marker sync)	LED indicator. During monitoring of analog telemetry data it indicates the 8 MSY bits in each of 8 6-bit words.
(3	NOTCH ON	LED indicator. The 44th bit in the telemetry message. When the LED is on the 20 kHz notch filter is on.
.(-	4	CAL	LED indicator. The 21st bit in the telemetry message. When the LED is on the experiment is in the Calibrate mode.
	5	AUTO GAIN	LED indicator, one for each of six chan- nels. Illuminated LED indicates that channel is in the automatic gain mode.
(6	ON	LED indicators, one for each of six channels. Illuminated LED indicates that output is summed into the Analog Telemetry link.
t	7	TELEMETRY WORD (gain setting display)	Single-digit display, one for each of six channels. Indicates the amplifier gain setting is dB \times 10 in a range of 0-7 \times 10 dB.
t	8	DIGITAL SIGNAL MONITOR	BNC test points for troubleshooting. The signals are only time and "1" and "0" level relative and are not absolute level relative signals.
		ОВ	Monitors the "l" coded bit from the demodulated signal
-(ZB	Monitors the "O" coded bit
C		MCL	Monitors the clock derived from the data lines

FIGURE 1 (CONTINUED)

•	FIG		
	REF	DESIGNATION	DESCRIPTION
τ		MDI	Monitors the serial decoded analog telemetry
•		MPT	data Monitors the FSY
:	. 9 -	INPUT MONITOR	8-position switch selects any one or all input subcarriers for the scaled peak detector meter. BNC is connected in parallel for external monitor.
		TLM	Monitors the sum of all subcarriers
		384	Monitors the subcarrier with $f_0 = 384 \text{ kHz}$
į.		192	Monitors the subcarrier with $f_0 = 192 \text{ kHz}$
		96	Monitors the subcarrier with $f_0 = 96 \text{ kHz}$
-		48	Monitors the subcarrier with $f_0 = 48 \text{ kHz}$
:(24	Monitors the subcarrier with $f_0 = 24 \text{ kHz}$
		12	Monitors the subcarrier with $f_0 = 12 \text{ kHz}$ (Housekeeping)
:		6	Monitors the 6 kHz narrowband incoming signal
ι .	10	OUTPUT MONITOR	8-position switch selects any one or all output signals for the scaled peak detector meter. BNC is connected in parallel for external monitor or measurement.
		32	Monitors the 16-32 kHz signal channel
		16	Monitors the 8-16 kHz signal channel
		8	Monitors the 4-8 kHz signal channel
		4	Monitors the 2-4 kHz signal channel
		2	Monitors the 1-2 kHz signal channel
		DIV	Monitors the divided HK subcarrier signal
		HK	Monitors the trilevel housekeeping data
		SUM	Monitors the summed signals

TABLE 1 (CONTINUED)

	FIG 1		
	REF	DESIGNATION	DESCRIPTION
τ	11	ANALOG BNC MONITOR	BNC test points for troubleshooting
		TLM	The incoming subcarriers at the buffer output
		нк	Trilevel housekeeping data
(SUM	The output signal of the summing amplifier
		CLK	96 kHz
ζ	12	CARRIER INFORMATION	
		Carrier Indicators	Indicates which carrier frequencies have been detected
		Carrier Switches	3-position switch
CY		ON	Channel is turned on
		AUTO	Channel is turned on if carrier is detected
		OFF	Channel is turned off
C		Carrier Monitors	Monitors same information as described in Reference 10

ANALOG SECTION

A block diagram of the data converter is shown in Drawing 7-105945. The incoming signal is transformer coupled to the buffer amplifier. The buffer amplifier has a gain of 14 dB, giving an overall gain of 7 dB referred to the input of the isolation transformer. The output of the buffer amplifier drives an array of six frequency discriminators, and a 6-kHz narrowband 2-pole filter.

Each discriminator board contains an input bandpass filter, a buffer stage immediately following the bandpass filter for subcarrier monitoring, a phase-locked-loop discriminator, a low pass filter and a highpass filter. The high pass filter for the HK discriminator is deleted, since it has little effect in the performance in the circuit. A phase-locked-loop type discriminator is used because it is compatible to the VCO type used in the Helliwell receiver; hence, linearity improves. In addition, this type of discriminator provides carrier phase detection.

An array of seven analog switches is used to connect the outputs of the analog discriminators, the divided HK subcarrier, and the 6-kHz narrow-band input to the current summing output amplifier. The analog switch used for the 6-kHz narrowband input is always on; the other switches are gated by their respective channel carrier detectors. Provision to over-ride the carrier detect gate is also incorporated.

The discriminated tristate data from the HK discriminator is fed to Detector Board 105944 along with the HK subcarrier. The tristate data is converted to 2-line code with CMOS logic level for the HK decoder. The HK subcarrier is divided down 20 times and then fed to the summing amplifier; the HK subcarrier synthesizes the 96-kHz VCO so that the frequency of the master oscillator inside the HEM receiver can be monitored.

Two meter circuits are included in the HEM GSE to provide a fast functional check of the HEM receiver.

One meter circuit is a peak-detection type and it is used to monitor the telemetry and subcarrier signal. The other meter circuit is a true-RMS type and it monitors the discriminated signals and the summing output.

Functions 19 to 22 of Table 1 (front panel controls and indicators) describe the operation and testing capabilities of the analog section.

Ţ

(

(

3. DIGITAL SECTION

(

The purpose of the digital section is to decode housekeeping data from the analog telemetry word and display this information on the front panel (refer to Table 3).

A list of abbreviations used in the GSE digital circuitry is contained in Table 2.

The detected HK data is in the form of a 2-line tristate code. It is decoded to NRZ data and stored in 32-bit shift register by the self-generating clock. Marker and frame synchronization is also timed by the 64 kHz onboad oscillator. If the marker and frame synchronization times out properly at the end of each data frame, the stored data will be written into a 4 x 8 memory, and then multiplexed and read to the display board.

TABLE 2

GLOSSARY

FOR	Frequency demodulated - One bit
FSY	Frame sync
FZB	Frequency demodulated - Zero bit
MCL	Monitor data clock
MDI	Monitor data in
MPT	Monitor data parallel transfer
MSY	Marker sync

TABLE 3

ANALOG TELEMETRY WORD FORMAT

WORD NO.	BIT NO.	FUNCTION
1	1 2 3 4 5 6	CH 1 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
2	1 2 3 4 5 6	CH 2 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
3	1 2 3 4 5	CH 3 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
4	1 2 3 4 5 6	Calibrate No function No function No function No function No code
5	1 2 3 4 5 6	CH 4 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
6	1 2 3 4 5 6	CH 5 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code

TABLE 3 (Continued)

WORD NO.	BIT NO.	FUNCTION
7	1 2 3 4 5 6	CH 6 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB No code
8	1 2 3 4 5 6	Notch Filter ON/OFF No function No function No function No function No code (remains until next transmission)

Ţ

ĺ

(

(

4. ANALOG CIRCUIT DESCRIPTION

(

(

1

(

(

The following describes the analog circuits in the GSE. Refer to Drawing 105945 for a complete block diagram of all the analog circuits. Drawing 105958 is the backplane interconnect wiring for all the boards and the front panel connectors.

4.1 INPUT BUFFER - Drawing 6-105940 (Board 1)

Transformer T1 couples the incoming TLM signal to Amplifier U1. Amplifier U1 has a gain of 14 dB, giving an overall gain of 7 dB including the 7-dB loss of the transformer. The maximum input level without suffering severe distortions is 7 volts peak to peak. The output is ac coupled to the discriminators through Pin 2, named BFR, and dc coupled to the 6-kHz filter. Two resistors attenuate the BFR signal which is then fed to Pin 1 for monitoring purposes.

The 6-kHz filter has a bandwidth of 1 kHz, and an insertion loss of 6 dB; it is buffered by device U2 and then brought out to three places - TP8, RD8 and NB out. 100-ohm isolation resistors are used at the output of U2.

The remaining circuitry on Board 1 includes U3 and Q1. The function of this circuitry is to generate two reference voltages. One of the voltages is 6 volts and named Sig Com, while the other one is 6-7 volts and named V_{i} .

4.2 DISCRIMINATOR - Drawing 6-105942 (Boards 2-6)

5

?

(

)؛

Board 2 to Board 6 are the discriminator boards, and they share a common schematic since their circuitry configuration is identical. The main difference among the discriminator boards is their center frequencies which are spaced an octave apart starting at 24 kHz.

Each discriminator board has a three-pole, 1-dB ripple, Tchebychev bandpass input. This filter has a bandwidth of one-fourth of its center frequency and an insertion loss of 6 dB. Transistor 2N2484 buffers the filter for monitoring purposes at Pin 4. The buffered output from the 2N2484 is also capacitor coupled to limiter 1A. 1A is a CA3080 having a gain of 40 dB. A small hysteresis is also included for 1A.

2A is a CD4046 CMOS phase lock loop device. This device has two phase comparators and one voltage controlled oscillator. Capacitor C_0 and the combination resistance of Rl and R2 set up the free running frequency of the VCO. The output of the VCO is tied to one input of phase comparator No. l, while the remaining input receives the incoming signal from the Limiter lA. The output voltage of phase comparator l is integrated by DlO then fed back to the VCO. With this closed-loop configuration, comparator l will force the VCO to phase track the incoming signal, giving a conversion gain of 6 V/fc. Further description of this PLL can be found in RCA Application Note No. ICAN-6101.

Phase Comparator 2 is used for carrier detection. When the VCO is phase locked to the incoming signal, the output of phase comparator 2 will be a 75% duty cycle pulse; if not, its output will have an average duty cycle of 50%. Voltage comparator 3A, CA3080, detects the average output voltage of phase comparator 2. The output of 3A will become true, whenever the duty cycle of phase comparator 2 output exceedes 65%. The output of 3A is isolated by two 30 K resistors and brought out at Pin 12 and 13 to drive a front panel mounted LED and the analog switch for the summing amplifier on Board 8.

Post filtering for the PLL discriminator is performed by op-amps 4A and 5A (CA3094). 4A is configured as a 3-pole, 1-dB ripple, Tcheby-chev low pass filter, while 5A is configured as a 2-pole, 1-dB ripple, Tchebychev high pass. The drive capacity of the CA3094 is high enough to drive a 50-ohm load with 10 dB loss. The output of 5A is brought to Pins 16, 17, and 18 through 100-ohm resistors for the summing amplifier and the monitor circuitry.

4.3 HK DISCRIMINATOR - Drawing 6-105941 (Board 7)

(

1

(

The housekeeping discriminator is very similar to the other five discriminators with the following differences: the center frequency of the HK discriminator is 12 kHz; the bandwidth of the input 3-pole filter is 4 kHz, that is, one-third of center frequency.

The low pass filter is a 3-pole Bessel filter with the cut-off frequency at 40 Hz. The high pass filter is not used in the HK discriminator because dc information is required by the following detector board (6-105944, Board 9).

4.4 SUMMING AMPLIFIER - Drawing 6-105939 (Board 8)

U3, a CA3100, is the current summing amplifier. Current summing was chosen instead of voltage summing because current summing provides a better approximation of the received signal.

The supply voltage of U3 is 28 volts and 0 V to provide higher output level for the current summing. The 12-volt supply establishes the bias voltage for U3.

Ul and U2 are CD4066 analog gates. With the exception of the gate that is used for the 6-kHz NB channel, all gate controls are pulled down to $V_{\rm gs}$ with a l megohm resistor; that is, all channels are normally off except for the NB channel which is always on.

4.5 DETECTOR - Drawing 6-105944 (Board 9)

(

(

(

The detector circuitry receives the discriminated HK signal through Pin 14. Ul is the positive peak buffer amplifier while U2 is the negative peak buffer amplifier for the incoming HK signal. Two 51 K resistors and one 100 K resistor establish the reference voltage for U3 and U4, upper and lower threshold voltage comparators. The output of U3 will become true if the incoming signal voltage is greater than 75% of its maximum-to-minimum value, while U4 will become true when the signal is less than 25%. Two sections of U6, CD4066, are used to reduce the leakage current of the detector diodes (1N270) by feeding back the compared outputs as the gating signals. U14 (CD4030) buffers the compared outputs, and two 6.8 K isolation resistors connect them to Pins 12 and 13.

For summing purposes, the 12-kHz HK subcarrier is divided down to 600 Hz so that it will not interfere with the data signal. One CD4029, U7, and half a CD4013, U8, is used as the divider chain. The divided signal is filtered by a 3-pole Tchebychev, 1-dB ripple, low pass filter after a 31-dB attenuator pad. This low pass filter, having a cut-off frequency of 750 Hz, is implemented by a CA3094, U5, and its output is brought to Pins 16, 17 and 18 through 100 ohm isolation resistors. The harmonic level is at least 40 dB down referred to the data channels.

The generated 600 Hz is also used to clock the 213 ms digital one shot, implemented by U10, U11, and one-half of U8, while another section of U14 resets it on either a "ONE" or "ZERO" code. This one shot has a delay of 138 clock periods; and, since it is reset by either a "ONE" or "ZERO" code, it can fire only once during the frame sync (FSY - refer to Table 1 for FSY definition). The output of this digital one shot controls the analog switch, U6, which gates the servo loop of the 96-kHz synthesized clock.

The 96-kHz synthesized clock is built by U9, and U12. U12 is configured as a divide-by-eight counter. U9 contains a phase comparator and a voltage controlled oscillator. A 50 $k\Omega$ variable resistor finely adjusts

the center frequency of the VCO. The phase comparator produces an error voltage proportional to the phase difference between the 12-kHz HK subcarrier and the divided 96 kHz. During the frame sync of each data cycle, the VCO is allowed to phase lock to the HK subcarrier which is locked to the master oscillator in the HEM receiver.

4.6 METER AMPLIFIER - 6-105943 (Board 10)

(

•

(

(

The meter amplifier board contains two meter circuits; one monitors the subcarriers and the other one monitors the discriminated signals. Both the input monitor and the output monitor meters are panel mounted and zero centered.

The input monitor switch selects any one subcarrier signal or the TLM signal and feeds it to the buffer transistor 2N2484 via Pin 4. External monitoring is made possible by bringing back the buffered signal to a front panel mounted BNC through Pin 6.

Op-amp UI is a CA3080, and it is configured as a positive peak detector with the introduction of another 2N2484. The peak value is brought to the scaling resistors gauged with the front panel input selector switch through Pin 7 and back on Pin 8. Pin 8 is tied to the current summing point of a log converter, implemented by U2 and U3.

U2 is a LM4250 op-amp, and U3 is a CA3096 NPN, PNP transistor array package. The matching characteristic of CA3096 provides temperature compensated operations. Potentiometer R2 is the O dB reference adjustment, while R1 is the conversion factor adjustment. Pins 9 and 10 are used for meter drive. The circuit element values have been chosen so that the conversion factor for O dB is equal to 100 μ A.

The log converter in the output monitor meter circuitry is identical to the one in the input monitor; hence, they have the same conversion factor. However, a true-RMS circuitry is used instead of a peak detector in the output monitor. The RMS function is performed by an Analog Devices Model 440 module. U4 is used to buffer the front-panel-selected

signal. A 100-ohm resistor connects the buffered signal to the monitor BNC via Pin 16. The scaling element is an onboard 10 K Ω 1% resistor; hence Pin 17 is jumpered to Pin 18 on the back plane.

(

5. DIGITAL CIRCUIT DESCRIPTION

7

(

(

(

The following describes the digital circuits in the GSE.

5.1 DISPLAY BOARD FOR HEM GSE - Drawing 106082

The display board (Figure 2) contains six numerical displays to read out gain setting for each PGA located in the HEM receiver and sixteen LED to indicate (a) the mode (AUTO/MAN) and ON/OFF for each channel, (b) the status of the notch filter and calibration pulse, and (c) the detection of the marker sync and frame sync.

The power switches for the LED displays are constructed with eight 2N2907 transistors buffering a SN7445 (B8) BCD to decimal decoder. The "D" input of B8 is grounded since only eight switches are required. The purpose of the power switches is to demultiplex the 4-bit data bus by decoding the address lines to apply power to the proper display group one at a time. The method of displaying data has the advantages of reduced hardware and power consumption.

Three lines of the data bus is fed to a SN7447A (B3) BCD to seven segment decoder. Since the largest number to be displayed is only seven, the used "D" input of B3 is grounded. The outputs of B3 are bussed to the inputs of the DL-10 (A4, 6, 8, 10, 12, 14) numerical displays.

Four of the inverters of B2, SN7406, are used by the 4-bit serial data bus (B0-B3) to drive their corresponding LEDs. The remaining two of the inverters (of B2) are used exclusively for marker sync and frame sync.

Interface to the decoder boards which has CMOS logic level instead of TTL level is implemented with two CD4050, B4 and B9. Five volts used to power TTL devices is derived by inserting a IN4005 diode to the six-volt power line.

(

(

FIGURE 2 DISPLAY BOARD

5.2 HEM DATA MONITOR DECODER AND DISPLAY MULTIPLEXER - Drawing 6-106037

Figure 3 is the block diagram for the HK data decoder. The incoming HK data from the discriminator is in the form of 2 line tristate code, and it comes in on Pin 12 and Pin 13. Each line represents a Logic "1" or Logic "0". If the ONE line is high, the bit is a Logic "1". Logic "0" is represented when the ZERO line goes high, while neutral state is represented by having both lines at low level. Each bit, whether "1" or "0", will go high only on the first half of the bit time and then return to the neutral state. This way the code is self-clocking.

NRZ data is recovered by setting and resetting flip-flop E5 (CD4013) with the FOB and FZB lines, respectively; while clock is recovered by "ORing" the two lines with NOR Gate F5.

(

1

An onboard 64-kHz oscillator is implemented by half a CD4011, D1. Device B3 divides down the frequency to 1 kHz, 500 Hz, and 250 Hz, which are also the address lines labeled A0, A1, and A2, respectively. The frequency can be fine adjusted by the 20 k Ω variable resistor.

Device E4 and F4 (both CD4017) are configured as the synchronization timer. This timer is driven by the 250-Hz line from the local oscillator and reset by the derived data clock. Further discussion of the synchronization timer follows.

The bit counter is constructed also with a CD4017, E2 and F2. F2 is configured as a modulo six counter by using the reset line to simplify the marker sync hardware. The marker sync flip-flop, E3-3 and F3-9, is set by F3-6 and reset by E1-4 or the monitor clock. F3-6 decodes 84 ms from the sync timer and the fifth count from F2. That is, the marker sync flip-flop fires 84 ms after the negative-going edge of the fifth bit which is the center of the sixth bit or marker bit. If the timing of the incoming clock is improper, the Marker sync flip-flop will not be latched (set).




FIGURE 3
DECODER LOGIC

E2 can be called the Marker counter, since it is clocked essentially by recognition of the Marker Sync. This counter is reset by the sync timer on 360 ms; in the same time, the sync timer is hung up and the marker sync flip-flop is jammed. If the incoming HK data is detected correctly, the sync timer can count up to 360 ms only during the frame sync time slot.

•

(

(

(

F1 (CD4013 flip-flop) and associated gates implement the parallel transfer gate. F1-13 is clocked at the same time when the Marker Counter E-2 is reset. If exactly eight markers have elapsed prior to this time, Gate D1-3 will allow F1-13 to be clocked true which is the recognition of the frame sync. F1-13 is ripple reset by the next data clock through E4.

The function of F1-2 is to blank out the data clock for the 32-bit shift register, during Words 4 and 8, since these bits have no significance. This function is accomplished by decoding Words 4 and 8 with E3-10 and E3-11, respectively.

The 32-bit shift register is implemented with four CD4015, D2 to D5. HK data (Table 4) is shifted in by the self-generated data clock from the blanking gate F3-10. At the end of each frame, a four-wide, eight-bit multiplexer, four CD4052, is used to organize the shifted serial data to a 4×8 format (Table 5), then written into a CD4036 4×8 RAM. Address Lines A1 and A2 conduct the data traffic.

The write command is initiated by the Frame Sync flip-flop Fl, and synchronized to the address lines by clocking in the frame sync signal into Cl-l at the beginning of the display cycle decoded by F5-ll. F5-ll also terminates the write command at the follow display cycle by clocking the disarm flip-flop Cl-l3. Cl-l3 is self-reset.

Devices A2 and B2 are CD4053. Their function is to convert the 8-line data buss of the CD4036 into 4 lines serial data buss (Table 6) for the display board. The serial data is brought out on Pin CO-9 (BO), 10 (B1), 11 (B2), and 12 (B3) with Pin CO-12 (B3) being the most significant line.

TABLE 4
HOUSEKEEPING DATA

BIT	<u>FUNCTION</u>	DEVICE LOCATION
1	CH 1 ON/OFF	72- 2
2	AUTO/MAN	11
3	10 db	12
4	20 db	13
5	40 db	10
6	CH 2 ON/OFF	3
7	AUTO/MAN	4
8	10 dB	5
9	20 dB	D3- 2
10	40 dB	11
11	CH 3 ON/OFF	12
12	AUTO/MAN	13
13	10 dB	10
14	20 dB	3
15	40 dB	4
16	CAL	5
17	CH 4 ON/OFF	D4- 2
18	AUTO/MAN	11
19	10 dB	12
20	20 dB	13
21	40 dB	10
22	CH 5 ON/OFF	3
23	AUTO/MAN	4
24	10 dB	5
25	20 dB	D5- 2
26	40 dB	11
27 28 29 30 31	CH 6 ON/OFF AUTO/MAN 10 dB 20 dB 40 dB	12 13 10 3 4
32	NOTCH ON/OFF	5

TABLE 5
4-WORD BY 8-BIT DATA FORMAT
(CD4036-A1)

ADDRESS	00 WORD 1		01 10		. 11	
			WORD 2	WORD 3	WORD 4	
	CH 1	ON/OFF	CH 1 AUTO/MAN	CH 2 AUTO/NAN	CH 3 AUTO/MAN	DI
	CH 2	ON/OFF	10 dB	10 dB	10 dB	D2
	CH 3	ON/OFF	20 dB	20 dB	20 dB	D3
•	CAL		40 dB	40 dB	40 dB	D4
	CH 4	ON/OFF	CH 4 AUTO/MAN	CH 5 AUTO/MAN	CH 6 AUTO/MAN	D5
	CH 5	ON/OFF	· 10 dB	10 dB	10 dB	D6
	CH 6	ON/OFF	20 dB	20 dB	20 dB	D7
	NOTCH	ON/OFF	40 dB	40 dB	40 dB	D8

. 1

•

ĺ

(

٤

TABLE 6 4-BIT SERIAL DATA (8-WORD BY 4-BIT)

MORD 8	WANA THE ALTHOUGH	אייניין טוטא כי הי	10 dB)	20 dB	! 	40 gB	
WORD 7	WAN CH							
WORD 6		CH 5 AUTO/MAN		g 2	27 CC	95 07	40 AB	} }
ORD 1 WORD 2 WORD 3 WORD 4 WORD 5 WORD 6 WORD 7 1 ON/OFF CH 4 ON/OFF CH 1 AUTO/MAN CH 4 AUTO/MAN CH 2 AUTO/MAN CH 5 AUTO/MAN CH 3 AUTO/MAN </td								
	40 d8							
	NOTCH ON/OFF							
L Caon		110/110 - 110	כא ו מאלטרי	יוי אי איירי	בא כי מעלמני	CU 2 ON VOEF	1025 7 12	
WORD 2 WORD 3 1			09	-	20	c	70	83

ŧ


ſ


•


(

ί

ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUANTITY	/DASH. NO
1	105139	SCHEMATIC & 1984 BG		- R	
72	703733	FC ECARD 120E3GP			
-					
4		1C CA3100T		1	
5		1C		2	
6		ESSETOR 14W 5% 470			
7		KESISTOR 14W 570 100		2	
3		KESISTOR 14W 5% 100		10	
7		RESISTOR YAW 5% IOK		1	
10		" " 1111	- Adams	8	
11		CAPACITOR D. THIT G.8 35V		/	
12		" MICA 33 P		1	
		" CMOS .1		8	
-					
		ORIGINAL PAGE IS			
		OF POOR QUALITY			
			The Address of		
			BY MOM	CK.	
			APR. 32 9/11	7', APR.	
13			TITLE SUMMING	AMPLIE	IER
-				ST NUMBER	REV
DEVELO			SHEET /	OF /	








NOTES: (1) 41 ± U3 lave pin # 4 to 12 V & pin # 7 To power common.

	SIGN OFF	DEVELCO INC							
	INITIALS DATE			DEVELCO INC.					
	DRAWN CE	511-V15	TITLE						
6	CHECKED			SIMM	AMPLIFIER	FIFR .			
	. APPROVED		1011	2014:14					
	ENGINEER C. KWONG	13Ja176			SU/G	-3E			
()	PROJ ENGR								
			B	3000		6-105739	REV		
			SCALE	DX.	NOT SCALE	DRAWING SHEET OF			

ITEM	PART NUMBER		DESCRI	PTION		REFERENCE	QUA	NTITY	DASH	. N
/	105940	SCHEMA	TIC \$		R		-	+		
-	Shift DEKEL STEEL				186		1	-	+	+
	we will be a first to the second of the	PC BON	20	ILDES	72		+			+
4		10	RCA.	CA	3050A		2		+	+
5		"	"		3/007		1			1
6	-	"	-,-		3094T		1			+
7		TRANSFOR	MER			7/	1		1	7
8		ALTERNATIVE.		4 97 100						7
9	47-101277-01	INDUCTO	OR	22	5 mH	4	1/	1 01		1
10	47-101278-01	"					1			7
11	W. W. W.						118	700		1
12		RESISTO.	R HUI	5%	2.7 -2		/			1
13					4702		3			7
14			ar elle K	100	5.IK		2			7
15					100-52		4			7
16	*				IK		3			7
17					27K		2			7
18					110K		1			7
7					4.7K		1			7
5					1.1K		1	8 10		1
21					110		1			1
22			14W	5%	1.2K		1			7
23		RESISTON	"		IOK		2			7
24	Y The second	"		5%	3902		1			7
25		"	"	"	560-2		1			7
26		TRANSIS,	TOR	2	12434		1			1
27			TOR D.TAN			E-5-37 6 1	2			7
28					35V		1			7
29			MICA	1 100			1			\exists
30			CK05				5			7
			571120				1			
31 32				3000	P		1.			
33		CAPACIT	OR Show	52.20			1		-	
-	-					BY MOH -	C	K		
		* * *				APR. & 9/1/1:		PR.		
						TITLE MAYE	TE	UFFE	P	
RE						P/L //				R
							OF 2			_


ITEM	PART NUMBER		DESCRIPTION		REFERENCE	QUAN	TITY/DASI	1. N			
34		CAPACITOR	CK05	10000		/	++.	+			
-		"	STURO	5100 P		1		+			
-		"	CK05	150P		1/		1			
37						11	+				
33								\exists			
39								7			
40							-	1			
41											
42	\										
43	93										
44											
45								7.1			
46											
47											
13		1		HILL IN							
17											
50		7 7 2 =									
51											
2											
3											
54											
55											
56											
+											
	True to the de-		*								
		dillo i a subtant	,								
						$\perp \perp$					
			7								
					BY MCM		ск.				
					APR.	APR.					
0					CHANNE PARTS LIS	ZUF	FER F				
RE					P/L /	594	BER O	R			
						OF 2					


(THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION THAT MAY NOT BE DISCLOSED TO OTHERS, REPRODUCED OR USED WITHOUT WRITTEN AUTHORITY FROM DEVELCO INC. (27 6.6/10 -470 1000 6 2/35 -\$ 47 47K\$ 3.6K 3 12 -× 13 TLM .1 Por Com (1 12085 of Sil. Comfenent Bet 1 5981 C 1 L2 112 (03) (9) (01) USED ON NEXT ASS'Y QTY RE 22 ! APPLICATION



ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUANTITY/DASH.
1	105941	SCHEMATIC & ASSY . BL		R
		PE BOARD IZZESGP		/
J+		IC CD4046AE		/
4		" CA 3080A		2
5		" CA 30917		/
6		RESISTOR 14W 5% 10K		/
7		1 1 16052		/
8		30X		1
9	TENERAL FRE	20K		4
10		62K		/
11		33K		1
12		56K	对 在基础 表层的	/
13		220		3
14		7.7		2
15		IK		2
16		IIK		2
17		5.1K		1
13		27K		1
3	TANKE TO S	1 71K		/
)	4.500-1.51	650%		/
21		RESISTOR 1/4W 5% 100K		2
22		" 13W 170 301K		/
23		CAPACITOR STIKE 390		2
24		" 2000		2
25		C405 1000P	Vertice of	2
26		57160 1036		1
27		" 1200		/
23		D TANT 6.8 /10V		4
29		2005 .01		/
30		MY. 18 5% .1		4
31		" " .027 .		1
32		CHO CIK 130P		1
32		CAPACITOR MYLAR 5% .15	1.89	/
			BY . MOH	СК.
			APR. EN 9/11;	APR.
			TITLE DISCRI	MINATOR
RE				T NUMBER R -
				OF Z

TEM	PART NUMBER DESCRIPTION					REFERENCE	QUANTITY/DASH. N					
	17-10/239-01	WOUGTOR			756mH		2	-	-	+		
_		"			4.86 Nill	17.60	17	-	+	+		
-	47-101290-01	-			4.00 MI	24	+++		-	+		
27		TRANSISTOR			21/2484		1,1		+	+		
37		/MINISTON			2112404		++		+	+		
38	BECKASAN	0500500	207		200K		+,	-	+	+		
39	3329H	RESISTOR F	01		200A		+		+	+		
40		0.77.70	Visial	=4	200-6-	-	1,		+	+		
42		RECISTOR "	"	"	390-1- 470-1-		1		-	+		
43		"	"	,,	52-12		1		-	+		
44					02		+		+	+		
							++		-	+		
45							+-	-		+		
							+		-	+		
47		+					++	-	-	+		
43		+								+		
49							-		-	+		
50							-		+	+		
										+		
									-	+		
17							-			4		
										1		
					-					4		
										1		
		- Maria di Barretti (1)										
			141.0.10									
	MARKET HE'E.											
						in the same				1		
										1		
		The same and	1							1		
										1		
										1		
- T		Op.				ВУ	C	K.	Щ.	۷		
		OF CO				APR.		PR.		-		
		OF POOR OVALLA				TITLE			TOR			
RE		16/17	A	43		P/L PARTS LI				R		
							OF 2			_		







TEM	105942 SCHEMATIC \$ 1559 BL PC ECARD IZDESGP IC CD404GAE II CA3080A IC CA3094T TRANSISTOR 2N2434 28515TOR 14W 5% 6.8K 147-2 1K 3.6K 24K 5.1K 10K 27K 20K 27-2 20K 27-2 20K 27-2 20K 20K	REFERENCE	QUANTITY/DASH.								
-	105942	SCHEMAT	C. E.	1554	R/		-1 R	R	13 R		-5 F
-	100142						1	1	1	/	7
5							1	1	1	,	1
4							2	2	2	2	2
5							2	2	2	3	2
6		10		C77 50	///		-	2.	-	4	-
7	•,	TRANSISTOR)	W.	2121		17	1	1	1	_
3		IMMUSICION		2110	404		+	-	'	–	-'-
9		PESISTOR	14W	5%	6.8r		2	2	2	3	2
10		1	1	1			1	1	1	/	-
11				+			5	2	2	2	2
12						TEAL TOTAL	-	-	-		_
13					10X	70-1-2-1-0-1-0-1	3	3	3	3	3
14							1	1	1	1	-
15			1	1	The second second second second		4	3	3	3	3
16							1	1	1	1	-
17							2	2	2	2	2
18							1	1	1	1	-
7				1-			2	2	2	2	2
25				1			1	1	1	2	1
21							1	1	1	/	1
22							1	1	1	1	1
23	-1500				91K		1	1	1	1	-
24				-	33 K		1	1	1	1	1
25					30K		2	2	2	1	2
26		A complete and a		- Constitution	10052		3	3	3	3	3
27			<u> </u>		390		1	1	1	1	1
23					110K		2	2	2	2	2
29			117 111 111	1	410		2	2	2	2	2
30				i	10K		-	-	1	-	-
3/					57K		-	-	-	-	1
32				1	3000		1	-	-	-	
33		RESISTOR	140	5%	1./5/.		1-	1		-	-
		132370751		9250	7. 71.	BÝ MIM		K.	_	-	14.4
			-/	334	KHE	APR. (20 3/1/7		PR.			
	OF POOR QU	240-	- 2	334 192 96		TITLE COSCA		_	11)	70/	?
REV	OOR QU	AL IN	- 4	43	"	PARTS LIS					F
-		OTTY	-5	24		P/L 10					
						SHEET /	OF	3			

ITEM	PART NUMBER	DESCRIP	TION		REFERENCE	QU	ANT	_	-	SH.
21				2011		+'	-5	-3	-4	.5
34		RESISTORS 141	570			-	-	/	-	-
1				13K			-	-	_	/
0				ZK		-	3	-	-	-
37				3.9K		-	-	3	-	-
38				8.2K		-	-	-	3	-
39				16K		-	-	-	-	3
40				240K		1	-	-	-	-
41				510K		-	1	-	-	-
42				111		-	-	1	1	-
43		1/4,	1 5%	2M		-	-	_	-	1
44										
45		1/30	1%	40.2x		-	1	-	-	,
46				20%		1	-	-	-	-
47				30.6K		-	-	1	1	-
43		RESISTOR 13%	1 1%	150K		-	-	-	-	1
49					The state of the last					
50		RESISTOR POT	SECKMAN 33:1911	IOK	A SHOP THE REAL PROPERTY.	1	_	-	-	-
51		1 1	"	ROK		-	1	-	-	_
.5			- 0	50K		-	_	1	1	_
	BALL PLEATER	RESISTOR POT		100K		-	-	-	-	1
54				0.220.0						1
55				-						
56		CAPACITOR "	70V-	6.8/101		4	4	4	4	4
57			cres	1000P		3	-	3		(10)
58		, , , , , , , , , , , , , , , , , , ,	· 70.500	11/151		1	1	1	1	1
59			CKO5	01		2	2	2	2	2
60						1	1	1	1	1
61			TYNO	150 p 360p		1	,	,	,	,
62						1	,	1	,	,
63				11000		1	1	1	1	1
64			5779	.1		-/	1	+	-	-
65			205			1	1	+	-	-
66		COOMITAG	1972				/	/	-	-
. 00		CAPACITOR NA	111/4	130 0		1	_		/	/
					BY		Κ.			
-					APR.		PR.			
					0/50				170	4
R					P/L PARTS LIS					R
						OF				


ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QU			DAS	
	The state of the s			-/	-2	-3	-4	5
67		CAPACITOR STIRO 110P		2	_	_	-	_
.3		" nop		-	2	-	-	-
07		" 4301	2	-	-	2	-	-
70		" 910 P		-	-	-	2	-
71		" 1500		-	-	-	-	2
72 73		" 630P		/	-	-	-	1
73		" 15001		-	/	-	-	-
74		" 3000		-	-	/	-	_
75		" 6200			-	-	/	
76		.012		-	-	-	_	/
77		" 100P	BW BUTTON OF ST	1	-	-	-	-
73		" 68)	-	1	-	-	-
79		" 150	,	-	-	1	-	-
80		5TVRO 15		-	-	1	-	-
81		CK05 510		1	-	-	-	-
32		" 1000		-	1	-	-	-
83		" 2000		-	-	1	-	-
84		" 3900		-	-	-	1	-
75		CHPACITOR " 87.00		-		-	-	1
0		CHICK San					\vdash	
37 4	7-10/279-01	INTUICTER 1.61 mi	4 41.12	2	-	-	-	-
88	1 /28/ 1	3.22 "		1=	2	-	-	-
39	1253	6.43 "		_	-	2	-	-
90	1295	12.9 "		-	-	-		-
91	1337		11.13	-	-	-	-	7
92	1250	231 21		1	-	-	-	-
73	1252	462		1-	1	-	-	-
94	1254		. 12	-	-	1	-	-
95	11.86	1.85 . 11		-	-	-	1	-
75	19-10/255-01	1.05 .11 11/21/12 3.70 °		-	-	-	-	-
7	11-10-600 111	3.70		-	-	-	-	-
90				-		-	-	-
98				-	-	-	-	-
1-1-		J			<u>.</u>			
			ВУ	_	К.	-		_
-			APR.		PR.			_
1			TITLE DIS				SA	
REV			P/L /	ST NI 259	JMB 42	ER		
				OF				
			SHEET 3	OF	5			






TEM	PART NUMBER	DESCRIPTION		REFERENCE	QUANTITY/DASH.
/		SCHEMATIC & ASSY	86		R
', -	105943	PC BOARD 1205		,	/
-		IC RCA CAS		UI .	1
4			30947	4	/
5-		MODILLE	4401	115	/
		MANUTE CO. C. C. C. C. C.	3096€	43,47	2
7		IC NATIONAL IN			5_
8		TRANSISTOR Z	U2434		2
9		RESISTOR YAW 5%	1005-		2
10			IOK		2
11			4.7		2
12			390		1 -
13			27K		2
14			47K		/ -
15			220		/
16			100K	The state of the s	/
17			68K		/
18			6.8K		2
19			470		/
			5GOK		2
21					
22			30K		4
23	10-11-12-12-12-12-12-12-12-12-12-12-12-12-		9.1K		. 4
24	1**		300		2
25			33K		2
26			51K		2
27		VAKIABLE	IOK	R2.R4.R3	3
28		- "	100-2	R5, ·	/
29		RESISTOR "	2002	RI	/
30					
31		CAPACITOR CKO	5.001		2
32		"	.01		2
33		D. 720	7 6.311/20	54	3
				BY AKAI	ск.
				APR. [4 9/11]	APR.
-				TITLE AIET	ER AMP
				PARTS L	IST NUMBER
RE					5943
				SHEET /	OF 2


TEM	PART NUMBER	DESCRIPTION	7.00	REFERENCE	QU	ANTITY	/DASH.	N
	TART NOMBER		-/		5	-	++	+
24		CAPACITOR CKOS			1		++	+
5		1 DIP TAILT	1500		+		+++	+
0		אוואק פונם א	241/01		1.		++-	+
37					+	-	++	+
38					-	-	++	+
39		DIODE WAI	54		/		++	+
40						\vdash	+-	+
41			49		2		++	+
42		* " /	OK		1		++	+
							\perp	4
						1_	4	4
								1
	The state of the state of							
	4 4 4 4 4 4							
								T
								T
-		7					+	7
					+		++	\forall
+					+	++	++	+
-					+	+	++	+
					+	-	++	+
					+	++	++	_
					+	-	++	-+
					-	1	++	_
			31117.34	建计图 17 法				
		22 - 19 a (C.) (C.)				П	TT	
		VICTOR I SERVICE SERVI					TT	T
					1		\top	
			THE REAL PROPERTY.				\top	\neg
-	·				_	++	++	1
					+	+-+	++	\dashv
				DV 440.14	1			_
				BY MCM	-	CK.		_
7				TITLE ME		APR.	MP	-
æ				PARTS L	IST N			R
								1_
				SHEET Z	OF	2		








ITEM	PART NUMBER	DESCRIPTION		REFERENCE	QUANTI	TY/DASH	. N
,	1059 44	SCHEMATIC & ASS.	1 86		R	++	+
-	700977	PC BOARD PEDG				-	+
0	CD4029AE	/C 23/KB /G	-41	07,412,010011	4	++	+
4	" 4046 "	"		02.	1	++	+
_	CD 4013AE	"		UB,	1	+	+
		"			4		+
6	CA 3080A CD 4066AE	"		UG 74KU U4	7	++	+
-		IC		014		-	+
3	CD 40301E CA 3094T	10		U5	1	+	+
10	CA 30747	RESISTOR YAW 5%	2.7		1,		+
11		1	56M		1/	++	+
_			560K		2		+
13			51K	de la companya della companya della companya de la companya della	2	-	+
_			33K		2	++	+
14			3.3M		2	-	-
15			IZOK		2	++	+
16					2	++	-
17			IOM		1	++	-
18			82M		2		+
-			100%		2	-	-
2			200k		1,		-
21			220		1/		-
22			110 K		1	-	-
23			10K		2		-
24			5.6K		5		-
25			IM		/	-	
26			390-1-		1/		_
27			430-2		/		
23	EECLANO	14W 5%		·	/		
29	33294-504	RESISTOR, VARIABLE	50K		1.		
30					1		
31		CAPACITOR DIVING	.8 35V	1	/		
32	,,,	" 1195	1000 F		3		
:3	FTX405K.5A FAL	" POUT	+us	A ALL IN SURFIE	3		
		The selection of	GE-3777	BY MEN	CK.		
				APR. 80 9/1/1.	APR.		_
d				DETECTOR;	ceore	K GEN	V
RE				P/L 105		ER	R
					OF Z		1
	LCO, INC.			JOHEET /	Ur Z		_


TEM	PART NUMBER	DESCRIPTION	REFER	ENCE	QUANT	TITY/DA	ISH. N
34		CAPACITOR STIES 2	2000		/		+
-15		STURO 6.	2008		1		1
-		5% MYLAR .			1		
37		NPO CER 18			/		
38				and the second			
39		CAPACITOR WILL			2		1
40		CAPACITOR POCI .1	6		1	1	\forall
41							
42		DIODE 11	V270	A Control	2		$\dagger \dagger$
43							
14							11
45				44. OT			+1
46				Mary		1	\forall
47						1	
43							11
49				/			
50							
-							+
-							+
1							+
							+
-					++	++-	+
						++	+
-							+
-					++	++-	+
					++-	++	+
-					++-	++-	+
							+-
					+-	++	-
					-	-	
					-	-	
						++	
1			Authorite Participal		4		
			ВҮ		CK.		
-			APR.		APR.		
			TITLE DETE				
RE			P/L	RTS LIS			R
			SHEET		OF 2		














ITEM	PART NUMBER	DESCRIPTION	REFERENCE	QUANTITY	/DASH.
1	106037	SCHEMATIC & ASSY IN		R	++
	105/134-2	AC BD MACAGA		//	
3	,				
7	COADILAE	IC.	DIES	2	
5	1 4023		F3	/	
6	4001		F5	1	
7	7013		CI.E5.F1	3	
8	4049		EI	1	
9	4017		EZ.FZ.E4.F4	4	
10	4015		02-05	4	
11	4052		(2-65	4	
12	4053		A2.B2	2	
13	1 4036		AI	/	
	CD 9040AE	/C	<i>B3</i>	1	
15					
16		SOCKET 14 PIN WIREWAIP		5	
17		" 16 " "		6	
18		" 24 " "		1	
9					
.0		RESISTOR VAN 5% 220K		1	
21		" POT I TURNI ZOK		/	
22					
23		CAPACITOR DIP MICH TIOPF		/	
24		" CKQ5 .001		/	
25					
26		CHECE ANSLEY 171-26		1/2	
27		CONNECTOR DIP 3M 3406		2	
73		STRAIN RELIEF 3M 3448-8		2	
29					
30					
31					
.32					
23					
			BY MENT	ск.	
			APR. SN 9/1/16	APR.	
			TITLE //EAT A		UITOR
2		마르 (21) 이는 너 Harrier Harrier 다.	DECODER-DIS		ILTIPUL
REV			PARTS LIST		
			P/L 10	2037	
			SHEET /	OF /	

.






THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION THAT MAY NOT BE DISCLOSED TO OTHERS REPRODUCED OR USED WITHOUT WEITTEN AUTHORITY FROM DEVELCO INC.



OR REWAL PAGE IS

		PEVISIONS	1			
370	DATE	DIKPIPIKIN	500	CED	-	DATE
14	1	ITVENCUATIVE CHANGE	144			
6	752	Marin Marie	-		1.0	- 4.

-25



ANTS (JACESS OFMETANCE SPECIFICE)

- I MATE COLOR HET LABERT I THIS END.
- E. ALL CHARACTERS TO BE JOSE & CHE WITTEN NORMS.
 ALL CHARACTER TETATO TETATO ES AS CHOMA.
 ALL CHARACTER THE TANK THE LAST OF SE JOSE WISE
- S WHITE EMPLY FOR ALL CHARACTETS, EXCEPT TO SEE RED.

		-		
		-		
	106-575-02 NULLIS			
UND 04	4111 ASS *	OTY PLOD	100	

.......

- 1/5 MON GULTON NORMING LETTERS

	SIGN DIT		DEVELCO INC		
	INITIALS.	DATE	DEVELCO INC.		
0****	1.1	1	1114	_	
CHICAID	175/				
APPROVED			FROM FANEL INDERVINO		
INGINETE	in	tist.			
			THE CHANCESTE		
			D 20000		•1•


D 30002 E- 52574 F


ITEM	PART NUMBER	DESCRIPTION		REFERENCE	-	ANTITY/D	ASH.
112.11					-	02	_
1	106075	DATA CONVERTER ASSY (LAYOUT)			R	R	+
	106073	FRONT PANEL	D3		1	-	_
3	106074	FRONT PANEL	<i>D</i> 3		-	1	
4	106076-01	SIDE SUPPORT	C3		1	/	
5	100076-02	SIDE SUPPORT	23		1	/	
6	106077 ×	COVERS TOP & BOTTOM	C3		Z	2	
7	106078	SUPPORT PUR SUPPLY	3		1	1	
8	106079 x	REAR COVER	23		1	1	T
9	106080 ×	CARD STOP	<i>B</i> 3		1	1	
10	106081 ×	CAED STOP	<i>B</i> 3		1	/	T
11	106114-2	ENGRAUNIA DWG-BOX	C3		1	-	
12	106082-01	DISPLAY BG BD ASSY	PL	AND DESCRIPTION OF	1	-	
13		BOX TEED SRADGALO	-		1	/	T
14		SUPPORT BAR SAE 4025	-		16	6	T
15		CONN. FOOT SAE 2922	-	/	30	30	T
16		CARD GUIDE SAE 1650	-		30	30	T
17		LOCKING TAB SAE 3000	-		_	90	+
18		P.C. CONN ZZ/44 .156 SPACE	1		+		+
.9		W.W. SAE SAW22/03-2	-		11	//	+
20		PL. CONN 28/54 .115 SPACE	1		+	f'+	+
21		W.W. SAE CPHEIOD-56	-		2	2	+
22	106083 Y	METER BRACKET	<i>B</i> 3		12	2	+
23	102005	CONN , BENDIX PTOZAIB-325	-	JI	1-	-	+
74		ALT * MS3112E18-325	-		1	1_++	+
25		CONN. BENDIX PTOZA(SR)18-32 P	-	PI	+		+
76			-		+,		+-
27		COUN BENDY PTOZA 14-19P	-	J3	+		+
25		ALT # M53112E14-19P	-	33	+,		+
			-	P3	+		-
30		CONN EENDIX PTOGA (SR) 14-195 ALT # 1153116E (SR) 14-195	-	73	+;		-
31			-	70	+	-	+
		CONN BENDIX PTOTA16-265	-	J2	+,		+
32	10/11/2 1	ALT # 1753112E16-265	-			1/1	+
33	106114-1	EMMEDING DAVA-POX	K3		1-	/	
	10			BY MCM 17-12			2 = 1
. 3	2885			APR. 61 1/4/6	A	PR.	-
12	2	¥				VVERTE	R
REV.	3			STANFORL			
16	SAC .	, z	+	PARTS LIS			
				P/L 10			
14		QI I		SHEET / .	OF.	3	

ITEM	PART NUMBER	DESCRIPTION		REFERENCE		ANTITY/DAS	H.
-34		CONN BENDY FTOGA(SE) 16-26 F	1	PZ	101	02	1,04
		ALT & MS3/16E (SK) 16-26 P		12	1	1, 1	
36		CONN MS3102E10SL-3P	=	J4	+		_
37		CONN MS3106E 1051-35	-	PA	+,	1	_
33		KNOB ALCO KNSTOIBA-1/4	-	7.4	2	1_	-
39			-		12		-
40		PWR SUPPLY LAMBDA * LZS-30	=		+:	1,	
41		PUR SUPPLY CAMBON + LZD-22	-		1	,	-
42		OVERVOLTAGE PROT. LAMEDA *LIZ-OVG	-		1	/	
43		" " 217-04-12	-		1,	,	_
44		" " " LIZ-OV-23	-		1	,	_
45		KNOB ALCO KNSTOLBA- 18	=		2		_
46		METER MODUTEC TZ-W3-TUA-IHI	-		2		-
47		SWITCH LOT. CENTRLAB FS107	-		2	2 2	_
48		PINR SWITCH DIAUBHT 515-MOI-604			17	1	_
49		LENS - DAUGHT 186-5071			+-		-
50		MCD TO 105991	<i>E</i> 3		1	/	-
51		LAMP T-13/4,5V DIALIGHT 7332	25		1	/	_
?		FISE HOLDER UTILEFUSE = 342014	-		-	/	-
53		FUSE, SLO BLO / AMP	-		1		-
54		ENC CONN UG-1099AU	_		-	/	_
55		SWITCH PUSH-EUTTON CK 8221	_		10	18	
56		SWITCH TOGGLE COK TIOI	-		++		
57		SW. THUME WHEEL CHERRY, TEO-47A	_		16		_
58		SW. ROT. CTS TTO5			6		
57	4-10+48	SCREW MACH PAN HO			2	25	_
60	#4	WASHER LOCK	_		25		_
61	44	WASHER FLAT	_		25	-	_
62	6.32×48	SCREW MACH PAN HD			25		_
63	#6	WASHER LOCK	-		36	THE R. P. LEWIS CO., LANSING, MICH. 491-1403.	-
64	#6	LUASHER FLAT	-		16		_
65	4-40× 5/32	SCHEW, MINCH. FUNT HD (BLK)	-		76		_
6		32223			10	10	_
1		TITT	H		Н		_
				BY AKM 1713-5			_
				APR.	AP		
UR	IGNAL PAGE IS POOR QUALITY	9	11	STANFOLD	6.4	NEXTER	
O.P.	POOR OTHER		L	PARTS LIST	NIII	ARFP	Te
-	COALITY			P/L 100			F
		al l	1 1	/ - /00	10		1

TEM	PART NUMBER	DESCRIPTION		REFERENCE	_	ANTITY	DASH	. !
			15-		_	.02	-	4
67		BACKPLANE INTERCONNECT	05		_	R		4
1	105745	ANALOG BLOCK DIAGRAM	87		R	R		1
-1		- PRINTED CIRCUIT BOARDS -						
70	106037	HEM DATA MONITCH DECODED		1.75				
7/		DISPLAY MULTIFLEXER	PL		-	1		
72	105953	GSE CODE TRANSMITTER SIM	ILATO	?	1	-		
13	105896	HEM OSE TELEMETRY LOGIC	Z					
74		DECODING LOGIC	PL	BD 12	1	-		
75	105894	HEM GSE DISPLAY MUX & DIG	ITAL					
76		TELEMETEY COMMAND TO	ming					
77		LOGIC	1 PL	BD 11	1	-		
78	105939	SUMMING AMPLIFIER	PL	BD B	1	1	П	
79	105740	INPUT BUFFER & CH 6KHZ	PL	ED 1	1	1		
80	105341	DISCRIMINATOR	PL		17	/	\vdash	
31	105942 -01	DISCRIMINATOR	PL	ED 2.	1	1	\vdash	
82	-02		PL	1 3	1	1		
83	-03		PL	4	1	1	T	
84	-04		PL	5	1	/	\vdash	
15	105942 -05	DISCRIMINATOR	PL		1	/	1	
	105943	METER AMP	PL		1,	1	1	-
87	105944	DETECTOR & CLOCK GEN	PL		1	/	+	_
88	100/44	DETECTOR & CLOCK LIENT	170	,	+	-	+	
89	106082-02	DISPLAY P.C. CO ASSY	P.		+	/	++	-
30	105948	HEM GSE BACK PLANE	66		0	-	++	-
9/	105958	HEM GSE BACK PLANE			_	-	\vdash	-
"	,03,32	HEN GSE EVEZ PENNE	06		R	-	++	_
-					+	-	++	_
-				K.F	+	-	+	_
					+	-	++	_
-					+	-	++	_
					-	-	1	_
_					-		1	_
_					-		1	_
					1			
				BY MCM	C	K.		
				APR.	A	PR.		50
				TITLE DATA	con	IVEE	122	•
21				STANFORL				
RE				PARTS LIS				1
-				P/L 100	001	5		1

ITEM	PART NUMBER	DF	SCRIPTION	REFERENCE			TY/DAS	H. I
-				KEIEKEKOE	-	-2		
1/		SCHEMATIC É			R	R		
1.1	169944-062	VECTOR BD	17.00× 4.5		1	1		
3								
4		IC LITRO	MIX DLIDA	A4 A6 A8 A10				
5				AIZ AIA	6	6		
6		CD40-	49AE	<i>B</i> 2	1	1		
7		SN744		<i>E3</i>	1	1		
3		CD405	50AE	B4. B9	2	2		
9		SN744		<i>B</i> 3	1	1		
10		IC (040)	UAE	BIA BEA BEA				
11				BAA BSA	5	-		
12					-			11
13		SCOCKET 14 1	PIN WIRE WRAP		10	10		
14		"- 161			25	17		
15		1 1 1 1 1 1 1 1 1 1 1 1						
16		TRANSISTOR	ZN2907		8	8		
17		LED LITEC			16			
18		RESISTOR VAL			8			
19		1 1	170-5-		8			
5			1K		3	3		
21			470 12		4	4		
22		RESISTOR YAW			18	-		
23		KRESTOR 1400	576 70 N		10			
24	BELLEVINO	DIODE	IN 4005		1	1		
	KOEEX105K		ERANIC .1		+	,		
26	, NOS 61703 N	Simerion C	CANTUIC .1		+	/	+	
27		CARLE DIRRO	1 11/5/5/1 10/0/	500 11 12	TR	4/2		
28		CONVI DIP	MS(EY 191-26	149,11,13	1		+	
29			F 3M 3448.8	//	6	7		
30		SIRMIN RIELIE	F 311 6448.8		6	6		
31								
					+	-		
32					+			
33					4			
				BY MON	C			
				APR. DW 9/11.				
				TITLE DISPLAY				C
REL				F.P. INTER				- 1-
2			All and the second	PARTS LIS				R
1				P/L 100				
	0. INC.			SHEET /	OF	/		








THIS DOCUMENT CONTAINS PROPPLETAZY INFORMATION THAT MAY NOT BE DISCLOSED TO OTHERS REPROJUCED OR USED WITHOUT WRITTEN AUTHORITY FROM DEVELCO INC.

r

(







_
_

SIGN CFF			DEVELCO INC		
	INITIALS	DATE	DEVELCO INC.		
DRAWN	34,17		Titus		
CHECKED			DISPLATE ECHED FOR WELL SEE		
APPROVED					
INGINEER	34	104.	FRONT PALEL VIER OVALEST		
PROJ [NGR					
			5-2E CCCE (DENT NO DRA NO		
			D 30002 5-106032 3		
			scal brackersones, sage 200		